


1. Application

This data sheet is to introduce the specification of LM64K101, Passive Matrix type LCD Unit.

2. Construction and Outline

Construction: 640×480 dots display unit consisting of an LCD panel, PWB (printed wiring board) with electric components mounted onto, TAB (tape automated bonding) to connect the LCD panel and PWB electrically, and plastic chassis with CCFT backlight and bezels to fix them mechanically.



Outline : See Fig. 10

Connection : See Fig. 10 and Table 6

3. Mechanical Specifications

Table 1

Parameter	Specifications	Unit
Outline dimensions	290.5 (W) × 141 (H) × 7MAX (D) #1#2	mm
Effective viewing Area	151 (W) × 113.4 (H)	mm
Display format	640 (W) × 480 (H) full dot	—
Dot size	0.21 × 0.21	mm
Dot spacing	0.02	mm
Dot color	Black#3#4	—
Background color	White#3#4	—
Weight	Approx. 260	g

#1 Excluded the mounting tabs.

#2 Excluded the allowance of deformation.

#3 Due to the characteristics of the LC material, the colors vary with environmental temperature.

#4 Positive-type display

Displayed data 'H': Dots ON : Black

Displayed data 'L': Dots OFF: White

4. Absolute Maximum Ratings

4-1 Electrical absolute maximum ratings

Table 2

Parameter	Symbol	MIN.	MAX.	Unit	Remark
Supply voltage (Logic)	$V_{DD}-V_{SS}$	0	6.0	V	Ta=25 °C
Supply voltage (LCD drive)	$V_{DD}-V_{XX}$	0	28.0	V	Ta=25 °C
Input voltage	V_{IN}	0	V_{DD}	V	Ta=25 °C

4-2 Environmental Conditions

Table 3

Item	Tstg		Topr		Remark
	MIN.	MAX.	MIN.	MAX.	
Ambient temperatuer	-25 °C	+60 °C	0 °C	+45 °C	Note 4
Humidity	Note 1		Note 1		No condensation
Vibration	Note 2		Note 2		3 directions (X/Y/Z)
Shock	Note 3		Note 3		6 directions ($\pm X \pm Y \pm Z$)

Note 1) $T_a \leq 40$ °C.....95 % RH Max

$T_a > 40$ °C.....Absolute humidity shall be less than $T_a = 40$ °C/95 % RH.

Note 2) These test condition are in accordance with 'IEC 68-2-6'.

Frequency	10 Hz~57 Hz	57 Hz~500 Hz
Vibration level	—	9.8 m/s ²
Vibration width	0.075 mm	—
Interval	5 Hz~500 Hz~5 Hz/11 min	

2 hours for each direction of X/Y/Z (6 hours as total)

Note 3) Acceleration : 490 m/s²

Pulse width : 11 ms

3 times for each direction of $\pm X / \pm Y / \pm Z$

Note 4) Care should be taken so that the LCD Unit may not be subjected to the temperature out of this specification.

5. Electrical Specifications

5-1 Electrical characteristics

Table 4 Ta=25 °C

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	$V_{DD}-V_{SS}$		2.7	3.0	5.5	V
Supply voltage (LCD drive)	$V_{DD}-V_{ZZ}$	Note 1) Note 2)	18.4	22.8	27.5	V
Input signal voltage	V_{IZ}	'H' level	0.8 V_{DD}	—	V_{DD}	V
		'L' level	0	—	0.2 V_{DD}	V
Input leakage current	I_{IZ}	'H' level	—	—	250	μA
		'L' level	-250	—	—	μA
Supply current (Logic)	I_{DD}	Note 3)	—	21	27	μA
Supply current (LCD drive)	I_{ZZ}		—	20	28	μA
Power consumption	P_d		—	480	600	mW

Note 1) The viewing angle θ at which the optimum contrast is obtained by adjusting $V_{DD}-V_{ZZ}$. Refer to Fig.4 for the definition of θ .

Note 2) Max. and Min. values are specified as the Max. and Min. voltage within the condition of operational temperature range (0~45 °C).
Typ. values are specified as the typical voltage at 25 °C.

Note 3) Display high frequency pattern.

$V_{DD} = 3 V, V_{DD} - V_{ZZ} = 22.8 V$, Frame frequency = 85 Hz, Display pattern = 1 bit checker

display 
 pattern 


5-2 Input capacitance

Table 5

Signal	input capacitance
S	40 pF TYP
CPI, DISP	250 pF TYP
CP2	200 pF TYP
DU0~DU3	200 pF TYP
DL0~DL3	200 pF TYP

5-3 Interface signals

Table 6

OLCD

Pin No	Symbol	Description	Level
1	S	Scan start-up signal	'H'
2	CP1	Input data latch signal	H→L
3	CP2	Data input clock signal	H→L
4	DISP	Display control signal	Display on .. 'H' off.. 'L'
5	VDD	Power supply for logic and LCD (+)	
6	VSS	Ground potential	
7	VZE	Power supply for LCD (-)	
8	DU0	Display data signal (Upper half)	H (ON), L (OFF)
9	DU1		
10	DU2		
11	DU3		
12	DL0	Display data signal (Lower half)	H (ON), L (OFF)
13	DL1		
14	DL2		
15	DL3		

OCCFT

Pin No	Symbol	Description	Level
1	GND	Ground line (from Inverter)	-
2	NC	-	-
3	NC	-	-
4	HV	High voltage line (from Inverter)	-

Note) Pin No. and its location are shown in Fig. 10.

OLCD

Used connector: 53261-1510 (MOLEX)

Mating connector: 51021-1500 (MOLEX)

OCCFT

Used connector: M63M83-04 (MITSUMI)

Mating connector: M60-04-30-114P (MITSUMI)

M60-04-30-134P (MITSUMI)

M61M73-04 (MITSUMI)

ROW	COLUMN			
	1dot	2dot	3dot	640dot
1dot	1· 1	1· 2	1· 3	1·640
2dot	2· 1	2· 2		
3dot	3· 1			
240dot	240· 1			240·640
241dot	241· 1			241·640
480dot	480· 1			480·640

Note) 1·2 means 1st row 2nd column dot.

ROW	COLUMN								640
	1	2	3	4	5	6	7	8	
1dot	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0
2dot	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0	DU3DU2DU1DU0
3dot	DU3DU2DU1DU0								
240dot	DU3DU2DU1DU0								DU3DU2DU1DU0
241dot	DL3DL2DL1DL0								DL3DL2DL1DL0
480dot	DL3DL2DL1DL0								DL3DL2DL1DL0

Fig. 1 Dot chart of display area






Fig.2 Data input timing



$V_{IH} = 0.8 V_{DD}$
 $V_{IL} = 0.2 V_{DD}$

* 1 See table 7

Fig. 3 Interface timing chart

Table 7 Interface timing ratings

Item	Symbol	Rating			Unit
		MIN.	TYP.	MAX.	
Frame cycle	T_{FM}	8.0^{-1}		16.9	ms
CP2 clock cycle	T_{CP2}	152			ns
'H' level clock width	t_{CWH}	65			ns
'L' level clock width	t_{CWL}	65			ns
'H' level latch clock width	t_{LWH}	70			ns
Data set up time	t_{SU}	50			ns
Data hold time	t_H	40			ns
S set up time	t_{SSU}	100			ns
S hold time	t_{SH}	100			ns
CP2 \uparrow clock allowance time from CP1 \downarrow	t_{S21}	0			ns
CP1 \uparrow clock allowance time from CP2 \downarrow	t_{S12}	0			ns
Clock rise/fall time	$t_{r,tf}$			$t_{r,tf}^{*2}$	ns

*1 : LCD unit functions at the minimum frame cycle of 8 ms (Maximum frame frequency of 125 Hz). Owing to the characteristics of LCD unit, 'shadowing' will become more eminent as frame frequency goes up, while flicker will be reduced.

According to our experiments, frame cycle of 11.7 ms Min. or frame frequency of 85 Hz Max. will demonstrate optimum display quality in terms of flicker and 'shadowing'. But since judgement of display quality is subjective and display quality such as 'shadowing' is pattern dependent, it is recommended that decision of frame cycle or frame frequency, to which power consumption of the LCD unit is proportional, be made based on your own through testing on the LCD unit with every possible patterns displayed on it.

*2 : $t_{r,tf} = 50$ in case $t_{CT} = (T_{CP2} - t_{CWH} - t_{CWL}) / 2 \geq 50$
 $t_{r,tf} = t_{CT}$ in case $t_{CT} = (T_{CP2} - t_{CWH} - t_{CWL}) / 2 < 50$

6. Unit Driving Method

6.1 Circuit configuration

Fig. 9 shows the block diagram of the Unit's circuitry.

6.2 Display Face Configuration

The display face electrically consists of two (upper and lower) display segments so that the unit may offer higher contrast by reducing drive duty ratio. Each display segment (640×240 dots) is driven at 1/240 duty ratio.

6.3 Input Data and Control Signal

The LCD driver is 80 bits LSI, consisting of shift registers, latch circuits and LCD driver circuits.

Display data which are externally divided into data for each row (640dots) will be sequentially transferred in the form of 4-bit parallel data through shift registers by Clock Signal CP2 from the left top of the display face.

When data of one row (640dots) have been input, they will be latched in the form of parallel data for 640 lines of signal electrodes by latch signal CP1. Then the corresponding drive signal will be transmitted to the 640 lines of column electrodes of the LCD panel by the LCD drive circuits.

At this time, scan start-up signal S has been transferred from the scan signal driver to the 1st row of scan electrodes, and the contents of the data signals are displayed on the 1st rows of upper and lower half of the display face according to the combinations of voltages applied to the scan and signal electrodes of the LCD

While the 1st rows of data are being displayed, the 2nd rows of data are entered. When 640 dots of data have been transferred then latched on the falling edge of CP1 clock, the display face proceeds to the 2nd rows of display.

Such data input will be repeated up to the 240th row of each display segment, from upper to lower rows, to complete one-frame of display by time sharing method. The data input proceeds to the next display face.

Scan start-up signal S generates scan signal to drive horizontal electrodes.

Since DC voltage, if applied to LCD panel, causes chemical reaction which will deteriorate LCD panel, drive waveform shall be inverted at every display frame to prevent the generation of such DC voltage. Control Signal M plays such role.

Because of the characteristics of the CMOS driver LSI, the power consumption of the unit goes up as the operating frequency CP2 increases. Thus the driver LSI applies the system of transferring 4-bits parallel data through the 4 lines of shift registers to reduce the data transfer speed CP2. Thanks to the LSI, the power consumption of the unit will be minimized.

In this circuit configuration, 4-bit display data shall be therefore input to data input pins of DU₀₋₃ (upper display segment) and DL₀₋₃ (lower display segment).

Furthermore the LCD unit adopts bus line system for data input to minimize the power consumption. In this system data input terminal of each driver LSI activated only when relevant data input is fed.

Data input for column electrodes of both the upper and the lower display segment and chip select of driver LSI are made as follows:

The driver LSI at the left end of the display face is first selected, and the adjacent driver LSI of the right side is selected when 80 dots data (20CP2) is fed. This process is sequentially continued until data is fed to the driver LSI at the right end of the display face.

This process is simultaneously followed at the column drivers LSI's of both the upper and the lower display segments. Thus data input for both the upper and the lower display segments must be fed through 4-bit bus line sequentially from the left end of the display face.

Since this graphic display unit contains no refresh RAM, it requires data and timing pulse inputs even for static display.

The timing chart of input signals are shown in Fig. 3 and Table 7.

7. Optical Characteristics

Ta=25 °C, V_{DD}-V_{ZX}=V_{max}

Table 8

Following spec are based upon the electrical measuring conditions, on which the contrast of perpendicular direction ($\theta_x = \theta_y = 0^\circ$) will be MAX.

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remark		
Viewing angle range	Transmissive mode	θ_x	Co > 2.0	$\theta_y = 0^\circ$	-25	-	35	deg.	Note 1
		θ_y		$\theta_x = 0^\circ$	-25	-	30	deg.	
	Reflective mode	θ_x	Co > 2.0	$\theta_y = 0^\circ$	-20	-	35	deg.	
		θ_y		$\theta_x = 0^\circ$	-25	-	25	deg.	
Contrast ratio	Transmissive	Co	$\theta_x = \theta_y = 0^\circ$	8	10	-	-	Note 2	
	Reflective	Co	$\theta_x = \theta_y = 0^\circ$	6	8	-	-		
Response time	Rise	τ_r	$\theta_x = \theta_y = 0^\circ$	-	100	150	ms	Note 3	
	Decay	τ_d	$\theta_x = \theta_y = 0^\circ$	-	150	200	ms		

Note 1) The viewing angle range is defined as shown Fig. 4.

Note 2) Contrast ratio is defined as follows:

$$Co = \frac{\text{Luminance (brightness) all pixels 'white' at } V_{max}}{\text{Luminance (brightness) all pixels 'dark' at } V_{max}}$$

V_{max} is defined in Fig. 6.





Fig. 4 Definition of Viewing Angle

Note 3) The response characteristics of photo-detector output are measured as shown in Fig. 7, assuming that input signals are applied so as to select and deselect the dots to be measured, in the optical characteristics test method shown in Fig. 8.



Measuring Spot Size : $\phi 0.2 \text{ mm}$

θ_x : Angle from 'normal' to viewing surface rotated about the horizontal axis.

θ_y : Angle from 'normal' to viewing surface rotated about the vertical axis.

Fig. 5 Optical Characteristics Test Method I




Fig. 6 Definition of V_{max}




Fig. 7-1 Optical Characteristics Test Method II
(Transmissive mode)




Fig 7-2. Optical Characteristics Test Method III
(Reflective mode)





Fig.8. Dification of Response Time



#1 MG: M GENERATOR CIRCUIT
#2 BG: BIAS GENERATOR CIRCUIT

Fig. 9 Circuit block diagram

8. Characteristics of Backlight

The ratings are given on condition that the following conditions are satisfied.

1) Rating (NOTE)

Parameter	Min	Typ	Max	Unit
Brightness	35	50	—	cd/m ²

2) Measurement circuit : LM000108 (SHARP) (at IL=5 mArms)

3) Measurement equipment: BM-7 (TOPCON)

4) Measurement conditions

4-1 Measurement circuit voltage: DC=12 V at primary side

4-2 LCD: All digits WHITE, VDD=3 V, VDD-VEE=Vmax, DU0~DU3

(refer Fig. 6) DLO~DL3='L' (WHITE)

4-3 Ambient temperature: 25 °C

Measurement shall be executed 30 minutes after turning on.

5) Used lamp: FLE-30130 (AE) B 1pc

5-1 Ratings (1pc)

Parameter		Max. allowable value
Circuit voltage (VS)	1 000 Vrms MIN	1 500 Vrms
Discharging tube current (IL)	5 mArms TYP	5.5 mArms *
Power consumption	1.6 W	—
Discharging tube voltage (VL)	305 Vrms TYP	—
Brightness (B)	28 000 cd/m ² TYP	—

Within no conductor closed.

* It is recommended that IL be not more than 5 mArms so that heat radiation of CCFT backlight may least affect the display quality.

5-2 Operating life

The operating life time is 10 000 hours or more at 5 mA.

(Operating life with LM000108 or equivalent)

The inverter should meet the following conditions;

-Sine, symmetric waveform without spike in positive and negative.

- The voltage at the secondary side is 1,000 Vrms or more.
- Illuminance frequency is from 25kHz to 45kHz.

The operating life time is defined as having ended when any of the following conditions occur; (25 ± 5 °C)

- When the voltage required for initial discharge has reached 900 Vrms or when it has reached 10.8 V-DC when used an inverter.
- When the illuminance or quantity of light has decreased to 50 % of the initial value.

(NOTE) Rating are defined as the average brightness inside the viewing area specified in Fig. 11.




Fig. 11 Measuring points (1~5)

9. Precautions

1) Industrial (Mechanical) design of the product in which this LCD unit will be incorporated must be so made that the viewing angle characteristics of the LCD may be optimized.

This unit's viewing angle is illustrated in Fig. 12.

$$\theta_{ymin} < \text{viewing angle} < \theta_{ymax} \quad (\theta_{ymin} < 0^\circ \leq \theta_{ymax} < 0^\circ)$$

(For the specific values of θ_{ymin} , θ_{ymax} , refer to the table 8.)

Please consider the optimum viewing conditions according to the purpose when installing the unit.




Fig. 12 Dot matrix LCD viewing angle


2) This unit is installed using mounting tabs at the four corners of PCB or bezel.

When installing the unit, pay attention and handle carefully not to allow any undue stress such as twist or bend.

A transparent acrylic resin board or other type of protective panel should be attached to the front of the unit to protect the polarizer, LCD cells, etc.

- 3) Since the front polarizer is easily damaged, please pay attention not to scratch on its face.
- 4) If the surface of the LCD cells needs to be cleaned, wipe it swiftly with cotton or other soft cloth. If still not completely clear, blow on its and wipe.
- 5) Water droplets, etc. must be wiped off immediately since they may cause color changes, staining, etc. if remained for a long time.
- 6) Since LCD is made of glass plates, dropping the unit or banging it against hard objects may cause cracking or fragmentation.
- 7) CMOS LSIs are equipped in this unit, so care must be taken to avoid the electro-static charge, by earthing human body, etc. Take the following measures, to protect the unit from the electric discharge via mounting tabs from the main system the electrified with static electricity.
 - (1) Earth the metallic case of the main system (contact of the unit and main system).
 - (2) Insulate the unit and main system by attaching insulating washers made of bakelite or nylon, etc.
- 8) The unit should be driven according to the specified ratings to avoid malfunction of permanent damage. DC voltage drive leads to rapid deterioration of LC, so ensure that the drive is alternating waveform by continuous application of the signal M. Especially the power ON/OFF sequence shown on next page shall be followed to avoid latch-up of driver LSIs and application of DC voltage to LCD panel.
- 9) Avoid to expose the unit to the direct sun-light, strong ultra-violet light, etc. for a long time.
- 10) If stored at temperatures below specified storage temperature, the LC may freeze and be deteriorated. If storage temperature exceed the specified rating, the molecular orientation of the LC may change to that of a liquid, and they may not return to their original state.
- 11) Disassembling the LCD unit can cause permanent damage and should be strictly avoided.

Supply voltage sequence condition



POWER ON		
SYMBOL	With DISP control	Without DISP control
a	0 ms MIN.	0 ms MIN. 20 ms MAX.
b	0 ms MIN.	20 ms MIN.
c	20 ms MIN.	-
d	0 ms MIN.	-
e	-	0 ms MIN.
f	0 ms MIN.	(NOTE2)
g	-	0 ms MIN. 100 ms MAX.

POWER OFF		
SYMBOL	With DISP control	Without DISP control
h	0 ms MIN.	0 ms MIN. 20 ms MAX.
i	0 ms MIN.	20 ms MIN.
j	20 ms MIN.	-
k	0 ms MIN.	-
l	-	0 ms MIN.
m	0 ms MIN.	(NOTE2)
n	-	100 ms MIN.


(NOTE 1) Power ON/OFF cycle time. All signals and power line shall be in accordance with above sequence in case of power ON/OFF.

(NOTE 2) VEE to be set at 'VDD level' or 'open'. VEE should be in accordance with the dotted line when DISP (display control signal) is not used.

(NOTE 3) Connection of DISP (pin. No. 4)

○ With DISP control


Input DISP control signal shown on this page.



Control Circuit LCD UNIT

○ Without DISP control

DISP to be connected with VDD.



Control Circuit LCD UNIT