DS25BR100,DS25BR110,DS25BR120,DS25CP102, DS90C124,DS90C241,DS90UR124,DS90UR241, DS90UR905Q,DS90UR906Q,DS90UR907Q, DS90UR908Q,DS99R101,DS99R102,DS99R103, DS99R104,DS99R105,DS99R106,DS99R124Q, DS99R421

Application Note 1898 LVDS Repeaters and Crosspoints Extend the Reach of

FPD-Link II Interfaces



Literature Number: SNLA111

Lower cost, increased performance, and smaller size are attributes of many systems that employ SER/DES devices (Serializers and Deserializers). The same holds true for systems utilizing National's family of embedded clock LVDS SER/DES (FPD-Link II) devices. These SER/DES devices provide a 2wire serial interface for Display applications. One of the limitations these and other SER/DES devices have is the transmission distance between a serializer and a deserializer. One way to extend the reach of SER/DES devices is by using discrete signal buffers with integrated pre-emphasis and equalization circuits. This application note introduces National's LVDS devices with built-in pre-emphasis and equalization circuits, recommends when it makes sense to employ them with the FPD-Link II SER/DES, shows how to National Semiconductor Application Note 1898 Davor Glisic September 4, 2008



optimally interface them to the SER/DES, and discusses distance gains that may be realized with their signal enhancing functions.

1.0 LVDS Signal Conditioners

Transmission line losses are a problem that many system designers dealing with high-speed signals (above 1 MHz) face regularly. In response to a need for devices that mitigate the transmission line losses, National Semiconductor has developed a family of LVDS devices with built-in pre-emphasis and equalization circuits. *Table 1* shows selected LVDS devices featuring signal enhancing circuits that are most suitable for use with the FPD-Link II SER/DES.

NSID	Function	Pre-emphasis (PE)	Equalization (EQ)
DS25BR100	LVDS Buffer / Repeater	0 dB	~4 dB at 1.56 GHz
D3230H100		~6 dB at 1.56 GHz	~8 dB at 1.56 GHz
	LVDS Buffer / Repeater	N/A	0 dB
DS25BB110			~4 dB at 1.56 GHz
DS25DN110	LVDS Builer / Repeater		~8 dB at 1.56 GHz
			~16 dB at 1.56 GHz
	LVDS Buffer / Repeater	0 dB	
DS25BR120		~3 dB at 1.56 GHz	N/A
		~6 dB at 1.56 GHz	
		~9 dB at 1.56 GHz	
DS25CP102	LVDS 2×2 Crosspoint Switch	0 dB	0 dB
002301 102		~6 dB at 1.56 GHz	~4 dB at 1.56 GHz
	LVDS 4×4 Crosspoint Switch	0 dB	0 dB
DS25CP104A		~3 dB at 1.56 GHz	~4 dB at 1.56 GHz
1032301° 104A		~6 dB at 1.56 GHz	~8 dB at 1.56 GHz
		~9 dB at 1.56 GHz	~16 dB at 1.56 GHz

 TABLE 1. Selected LVDS Devices with Integrated Pre-emphasis and Equalization Circuits

Both, pre-emphasis and equalization functions compensate for transmission line losses. Knowing basic principles of their operation is critical when deciding how, when, and where to use them. The following two sections provide an overview of the two functions.

1.1 PRE-EMPHASIS

Pre-emphasis is a feature of a circuit that boosts the magnitudes of high frequency components of a signal with respect to the magnitudes of low frequency components of the signal. The idea is that the frequency response of the pre-emphasis circuit when combined with the response of a transmission medium will ideally yield a flat response. A network with a flat frequency response does not cause inter symbol interference (ISI). The ISI causes so called ISI jitter, a type of signal jitter caused by cables, printed circuit board (PCB) traces or any other passive network with a similar frequency response. For system designers, an important parameter of a pre-emphasis circuit is the boost or gain it provides. The higher the boost, the more attenuation the circuit can compensate for and ultimately transmit over a longer transmission medium. As an example, Figure 1 illustrates an output signal from a driver with four pre-emphasis boost levels and the signal's time domain characteristics. The signal is a pattern starting with one bit high (H), followed by one to N bits H, followed by one bit low (L), followed by one to N bits L, followed by an H and an L. Note the signal's nominal amplitude of VOD_L and three distinct boost amplitudes (VOD_H1-3). The boost is simply 20 times log of the ratio of the VOD_H and VOD_L expressed in dB. It is also important to note that the duration of the boost pulse (t_{VOD H}) should optimally be about 75% of the unit interval (t_{ul}); shorter boost pulse duration will provide lower gain. LVDS devices from Table 1 feature pre-emphasis circuits that provide up to four pre-emphasis levels.




FIGURE 1. Pre-emphasis Circuit is Most Useful When the Boost Pulse Duration (t_{VOD H}) is about 75% of the UI

1.2 EQUALIZATION

The equalizers are typically devices with integrated peaking filters whose frequency response curve from the center frequency, $\rm f_C$, to some lower frequency on the left from the $\rm f_C$ is closely matched to the inverse of the transmission medium's frequency response. As an example, *Figure 2* shows a frequency response of a peaking filter with a center frequency at 1 GHz and an inverse of a loss characteristic of a 10m 24 AWG (conductor diameter 0.511 mm) twisted pair cable. Both responses are closely matched up to about 600 MHz. At this frequency, the equalization gain is approximately 6 dB.




FIGURE 2. Response of a Peaking Equalizer with the Center Frequency at 1 GHz Closely Matches the Inverse of a 10m 24 AWG Twisted Pair Cable Response

Equalizers can be fixed, variable or adaptive. Fixed equalizers have fixed frequency response and may be employed in

applications where transmission media have known fixed length. Variable equalizers may have several equalization boost settings, providing more flexibility with the interconnect length. The most flexible are adaptive equalizers that automatically determine the transmission media loss and apply optimal equalization boost. LVDS devices from *Table 1* feature variable equalizers that provide up to four equalization levels.

When compared to pre-emphasis drivers, equalizers are less noisy as they don't require boosting of the signal amplitude, so an equalizer may be the preferred choice for EMI sensitive applications. On the other side, equalizers have to deal with attenuated signals that bring lower signal-to-noise ratio (SNR). With lower SNR, extra caution is recommended to keep the SNR at desired levels. The application note AN-1347 provides PCB design guidelines for high gain equalizers.

2.0 LVDS Signal Conditioners and FPD-Link II SER/DES

FPD-Link II SER/DES devices provide a 2-wire serial interface for Display applications. (For detailed information see application note AN-1807.) In the application example illustrated in *Figure 3*, the DS90UR241 is the SER device. It serializes the 18-bit RGB color information along with the three video control signals (VS, HS, and DE) and up to three additional General Purpose (GP0, GP1, and GP2) signals into a single high-speed FPD-Link II serial stream. The DS90UR241 also features an integrated pre-emphasis circuit which mitigates transmission line attenuation and extends the transmission distance. The benefits of the circuit are similar to those of the buffers with integrated pre-emphasis from *Table 1*; therefore, one may wonder why or when discrete buffers with integrated pre-emphasis may be needed. The explanation follows.




FIGURE 3. FPD-Link II SER/DES Application Example

One example where use of discrete buffers with pre-emphasis makes sense is applications with multiple image / video sources and displays. Such applications require either a fanout buffer or a crosspoint switch inserted in the signal path. If the buffer is placed close to the serializer with built-in preemphasis circuit, the buffer will block the serializer's preemphasis circuit; so, an equivalent circuit in the buffer would be needed instead. *Figure 4* is an example of such a scenario. The DS25CP102Q, a 3.125 Gbps 2x2 LVDS crosspoint switch with integrated pre-emphasis and equalization, switches high speed serial signals coming from the two different FPD-Link II SER devices and drives the signal to the remote displays. The transmission distance between the switch and the SER devices is relatively short, so the DS90UR241 preemphasis circuit is not needed; however, the distance to the FPD-Link II DES devices from the LVDS crosspoint switch may be significant, therefore, the crosspoint's pre-emphasis circuit may be needed.






FIGURE 4. Automotive Infotainment System Example A

If the fan-out buffer or crosspoint switch is placed close to one of the displays, but the second display is remote from the first display, use of buffers with integrated pre-emphasis circuits would make sense again. *Figure 5* illustrates the described scenario.




FIGURE 5. Automotive Infotainment System Example B

In the example illustrated in *Figure 5*, one can employ the preemphasis circuit of the FPD-Link II SER devices to compensate for the losses of the TP Cable A. The pre-emphasis circuit of the crosspoint switch can mitigate the TP Cable B losses. However, with topologies such as this, where more than a single pre-emphasis (or equalization) circuit is employed, one cannot count on the maximum transmission distance gains of both circuits. For example, if one circuit alone extends the distance by M meters and the other extends the distance by N meters, you cannot expect the distance extension of M+N meters if both circuits are employed. When the first circuit compensates for the losses of the first cable, it will only eliminate the ISI jitter (defined earlier in Section 1.1). The remaining, so called residual jitter will be passed onto the second circuit which cannot "clean up" this type of jitter and as a result operate sub-optimally and provide a less than maximum distance extension. The residual jitter may be due to many factors including devices' random jitter components, reflections due to impedance discontinuities in the signal path, crosstalk, etc.

Use of buffers with integrated equalization circuits instead of using the built-in pre-emphasis circuits for the sake of lowering EMI would be the third reason why one would choose a discrete solution as the current FPD-Link II DES devices don't have integrated equalizer circuits.

3.0 Interface Details

This section of the application note provides interface details of two topologies employing the FPD-Link II SER/DES and LVDS Signal Conditioning buffers: one with the pre-emphasis buffer and the other with the equalizer buffer. Connection diagram with a buffer with integrated pre-emphasis circuit is illustrated in *Figure 6*. The FPD-Link II SER requires a 100 Ω load at the output and is DC coupled to the LVDS buffer. All devices from *Table 1* feature integrated input and output 100 Ω termination resistors, so no external components are required. The integrated termination resistors not only reduce component count but also save space and minimize the buffer's input and output return losses.

The twisted pair cable is AC coupled at both ends to provide maximum isolation of the source and sink ends due to cable faults. The link is also compatible with AC coupling due to the encoding provided to the data by the FPD-Link II SER. Coupling capacitors should be 0.1μ F or greater (i.e. 1μ F).

The twisted pair cable needs to be terminated with a 100Ω differential termination resistor. Termination should be placed as close to the DES inputs to minimize any resulting stub lengths.




FIGURE 6. Connection Diagram with a Buffer with Integrated Pre-emphasis Circuit

Connection diagram with a buffer with integrated equalization circuit is illustrated in *Figure 7*. The FPD-Link II SER requires a 100 Ω source termination when interfacing directly to a cable. The source termination minimizes SER output return losses and absorbs any reflections due to the cable and connectors. The SER output buffer provides enough current to maintain LVDS levels despite 50 Ω load (100 Ω source termination in parallel with 100 Ω load termination).

Similar to the topology of *Figure 6*, the twisted pair cable is AC coupled at both ends to provide maximum isolation of the source and sink ends due to cable faults. The cable is terminated with the buffer's integrated input termination resistor.

The interface between the LVDS buffer output and DES input must be AC coupled due to compatibility reasons. While the

LVDS output provides signals with 1.2V offset, the DES receiver expects a signal with 1.8V offset. The AC coupling capacitors will remove the buffer's output signal's DC component. The DES receiver has an input biasing network that will bias the signal to 1.8V. In noisy environments, an external biasing network may be needed as well. Refer to the DS90UR124 datasheet for more details. The transmission line between the LVDS buffer and the DES needs to be terminated as well. The termination resistor needs to be placed as close to the DES inputs as possible to minimize the stub length.




FIGURE 7. Connection Diagram with a Buffer with Integrated Equalizer Circuit

AN-1898


The link may be tested by either employing parallel BERT test equipment around this application or by using the on-chip BIST mode of the DS90UR241/124 chip set. The device is configured to output a PRBS stream that the DES detects and sets a status flag to indicate a PASS for error free transmission. Please refer to the DS90UR241/124 datasheet for details.

4.0 How Far, How Fast?

This section of the application note provides performance boundaries of the DS90UR241/124 chipset and distance gains realized with the LVDS buffers featuring built-in preemphasis and equalization circuits.

The test configuration illustrated in *Figure 6* was implemented using the DS25BR120, an LVDS buffer with integrated preemphasis; the configuration of *Figure 7* was implemented using the DS25BR110, a LVDS buffer with integrated equalizer circuit. The 24 AWG twisted pair cable of various lengths was used in the experiment. The maximum PCLK frequency as a function of cable length data was obtained from a bench test using external test equipment.

Figure 8 illustrates performance of the DS90UR241/124 chipset with and without the DS25BR120 when interconnected with various length twisted pair cables; *Figure 9* illustrates the results with and without the DS25BR110. The shaded areas of the charts indicated the recommend operating PCLK range for the SER/DES chipset which is between 5 and 43 MHz.








FIGURE 9. How Far, How Fast - with DS25BR110

Based on the results, DVGA applications (1280 x 480 resolution; at 60 fps and 10% blanking, the required PCLK is 40.55 MHz) are limited to about 10 meters distance between the SER and DES when using 24 AWG twisted pair cables under typical conditions. Given the fact that design margin would be necessary to accommodate device level and system level variations, a more realistic limit would be less than 10m. The use of LVDS devices with built-in pre-emphasis or equalization circuits enables distances that are 50% longer.

Similarly, for WVGA applications (854×480 resolution; at 60 fps and 10% blanking, the PCLK is about 27 MHz), lengths in excess of 10m are possible without the signal conditioning buffers. With the signal conditioners, the possible transmission distances are in the excess of 20m.

5.0 Conclusion

The FPD-Link II SER/DES have limited reach over twisted pair cables. National's family of LVDS devices with integrated pre-emphasis and equalization circuits can increase the noise margin and extend the reach of the SER/DES by more than 50%.

For extending the transmission distance to tens, even a hundred of meters over twisted pair cables, refer to the application example described in the application note AN-1826.

6.0 References

DS90UR241/DS90UR124 5-43 MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer Datasheet. January 08, 2008

DS25BR110 3.125 Gbps LVDS Buffer with Receive Equalization Datasheet. November 06, 2007

DS25BR120 3.125 Gbps LVDS Buffer with Transmit Pre-emphasis Datasheet. November 06, 2007

Application Note AN-1807 – "FPD-Link II Display SER/DES Overview". May 14, 2008

Application Note AN-1826 – "Extending the Reach of a FPD-Link II Interface with Cable Drivers and Equalizers". March 24, 2008

Application Note AN-1347 – "PCB Layout Techniques for Adaptive Cable Equalizers". November 18, 2004

Notes

Notes

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated