

## 5. INPUT TERMINAL PIN ASSIGNMENT

5.1. Input Signal & Power LVDS, Connector : JAE, FI-XB30SRL-HF11  
Mating Connector: JAE, FI-X30M

No.	Symbol	Function	Polarity	Remarks
1	VSS	Ground		
2	VDD	POWER SUPPLY +3.3V		
3	VDD	POWER SUPPLY +3.3V		
4	VEEDID	DDC 3.3V Power		
5	BIST	Panel BIST enable		
6	CLKEDID	DDC Clock		
7	DATAEDID	DDC data		
8	RxIN0-	LVDS Differential Data INPUT (R0-R5,G0)	Negative	
9	RxIN0+	LVDS Differential Data INPUT (R0-R5,G0)	Positive	
10	GND	Ground		
11	RxIN1-	LVDS Differential Data INPUT (G1-G5,B0-B1)	Negative	
12	RxIN1+	LVDS Differential Data INPUT (G1-G5,B0-B1)	Positive	
13	GND	Ground		
14	RxIN2-	LVDS Differential Data INPUT (B2-B5,Sync,DE)	Negative	
15	RxIN2+	LVDS Differential Data INPUT (B2-B5,Sync,DE)	Positive	
16	Vss	Ground		
17	CIkIN-	LVDS Differential Clock INPUT	Negative	
18	CIkIN+	LVDS Differential Clock INPUT	Positive	
19	Vss	Ground		
20	NC	No connect		
21	NC	No connect		
22	NC	No connect		
23	NC	No connect		
24	NC	No connect		
25	NC	No connect		
26	NC	No connect		
27	NC	No connect		
28	NC	No connect		
29	NC	No connect		
30	NC	No connect		