

PRELIMINARY

February 1996

DS90CF563/DS90CF564 LVDS 18-Bit Color Flat Panel Display (FPD) Link—65 MHz

General Description


The DS90CF563 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signalling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CF564 receiver converts the LVDS data streams back into 21 bits of CMOS/ TTL data. At a transmit clock frequency of 65 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughput is 171 Mbytes per second. These devices are offered with falling edge data strobes for convenient interface with a variety of graphics and LCD panel control-

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Features

- Up to 171 Mbytes/s bandwidth
- Narrow bus reduces cable size
- 345 mV swing LVDS devices for low EMI
- Low power CMOS design
- Power-down mode
- PLL requires no external components
- Low profile 48-lead TSSOP package
- Falling edge data strobe
- Compatible with TIA/EIA-644 LVDS standard





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.3V to +6VCMOS/TTL Input Voltage - 0.3V to (V $_{\rm CC}$ + 0.3V) CMOS/TTL Output Voltage -0.3V to ($V_{CC} + 0.3V$) LVDS Receiver Input Voltage -0.3V to ($V_{CC} + 0.3V$) LVDS Driver Output Voltage -0.3V to ($V_{CC} + 0.3V$) LVDS Output Short Circuit Duration Continuous Junction Temperature +150°C Storage Temperature -65°C to $+\,150^{\circ}\text{C}$ Lead Temperature (Soldering, 4 sec) +260°C

Maximum Power Dissipation @ 25°C MTD48 (TSSOP) Package:

DS90CF563 TBD W DS90CF564 TBD W

Package Derating:

DS90CF563 TBD W/°C above + 25°C DS90CF564 TBD W/°C above + 25°C This device does not meet 2000V ESD rating (Note 4)

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	4.5	5.0	5.5	V
Operating Free Air Temperature (T _A)	-10	+ 25	+70	°C
Receiver Input Range	0		2.4	V

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Condi	Min	Тур	Max	Units	
CMOS/TT	L DC SPECIFICATIONS				•		
V _{IH}	High Level Input Voltage			2.0		V _{CC}	٧
V _{IL}	Low Level Input Voltage			GND		0.8	٧
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$		3.8	4.9		٧
V _{OL}	Low Level Output Voltage	I _{OL} = 2 mA			0.1	0.3	٧
V _{CL}	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$			-0.79	-1.5	٧
I _{IN}	Input Current	$V_{IN} = V_{CC}$, GND, 2.5	V or 0.4V		±5.1	±10	μΑ
los	Output Short Circuit Current	V _{OUT} = 0V				-120	mA
LVDS DRI	VER DC SPECIFICATIONS						
V _{OD}	Differential Output Voltage	$R_L = 100\Omega$	250	290	450	mV	
ΔV_{OD}	Change in V _{OD} between Complementary Output States					35	mV
V _{CM}	Common Mode Voltage		1.1	1.25	1.375	٧	
ΔV_{CM}	Change in V _{CM} between Complementary Output States				35	mV	
V _{OH}	High Level Output Voltage			1.3	1.6	V	
V _{OL}	Low Level Output Voltage			0.9	1.07		٧
los	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 10$		-2.9	-5	mA	
loz	Output TRI-STATE® Current	Power Down = 0V, V		±1	±10	μΑ	
LVDS REC	EIVER DC SPECIFICATIONS						
V _{TH}	Differential Input High Threshold	V _{CM} = +1.2V				+100	mV
V_{TL}	Differential Input Low Threshold		-100			mV	
I _{IN}	Input Current	$V_{\text{IN}} = +2.4V$	V _{CC} = 5.5V			±10	μΑ
		$V_{IN} = 0V$				±10	μΑ

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for $V_{CC}=5.0V$ and $T_{A}=+25^{\circ}C$.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and Δ V_{OD}).

Note 4: ESD Rating: HBM (1.5 k Ω , 100 pF) PLL V_{CC} \geq 1000V

All other pins \geq 2000V EIAJ (0 Ω , 200 pF) \geq 150V

Electrical Characteristics (Continued)
Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions			Тур	Max	Units	
TRANSMITTER SUPPLY CURRENT								
Icctw	I _{CCTW} Transmitter Supply Current,	$R_L = 100\Omega$, $C_L = 5 pF$, Worst Case Pattern	f = 32.5 MHz		34	46	mA	
	Worst Case		f = 37.5 MHz		36	48	mA	
		(Figures 1, 3)	f = 65 MHz		TBD	TBD	mA	
Ісста	Transmitter Supply Current,	$R_L = 100\Omega$, $C_L = 5 pF$,	f = 32.5 MHz		27	42	mA	
	16 Grayscale	16 Grayscale Pattern	f = 37.5 MHz		28	43	mA	
		(Figures 2, 3)	f = 65 MHz		TBD	TBD	mA	
ICCTZ	Transmitter Supply Current, Power Down	Power Down = Low			1	10	μΑ	
RECEIVER	SUPPLY CURRENT			•	•	•		
Iccrw	Receiver Supply Current,	C _L = 8 pF, Worst Case Pattern	f = 32.5 MHz		55	75	mA	
	Worst Case		f = 37.5 MHz		60	80	mA	
		(Figures 1, 4)	f = 65 MHz		TBD	TBD	mA	
Iccrg	Receiver Supply Current,	$C_L = 8 pF,$	f = 32.5 MHz		35	55	mA	
16 Grayscale	16 Grayscale Pattern	f = 37.5 MHz		37	58	mA		
		(Figures 2, 4)	f = 65 MHz		TBD	TBD	mA	
ICCRZ	Receiver Supply Current, Power Down	Power Down = Low			1	10	μΑ	

Switching CharacteristicsOver recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
LLHT	LVDS Low-to-High Transition Time (Figure 3)			0.75	1.5	ns
LHLT	LVDS High-to-Low Transition Time (Figure 3)			0.75	1.5	ns
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 4)			3.5	6.5	ns
CLHT	CMOS/TTL High-to-Low Transition Time (Figure 4)			2.7	6.5	ns
TCIT	TxCLK IN Transition Time (Figure 5)				8	ns
TCCS	TxOUT Channel-to-Channel Skew (Note A) (Figure 6)			350	ps	
TSSPW	TxSub-Symbol Pulse Width (Figure 6)	1.7	2.1	2.5	ns	
RCCS	RxIN Channel-to-Channel Skew (Note B)				700	ps
TCIP	TxCLK IN Period (Figure 7)		15	Т	50	ns
TCIH	TxCLK IN High Time (Figure 7)	0.35T	0.5T	0.65T	ns	
TCIL	TxCLK IN Low Time (Figure 7)	0.35T	0.5T	0.65T	ns	
TSTC	TxIN Setup to TxCLK IN (Figure 7)	TBD			ns	
THTC	TxIN Hold to TxCLK IN (Figure 7)	2.5	2		ns	
RCOP	RxCLK OUT Period (Figure 8)	15	Т	50	ns	

Note A: This limit based on bench characterization.

Note B: This limit assumes a maximum cable skew of 350 ps.

Switching Characteristics (Continued)
Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
RCOH	RxCLK OUT High Time (Figure 8)	TBD			ns	
RCOL	RxCLK OUT Low Time (Figure 8)	f = 65 MHz	TBD			ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 8)	f = 65 MHz	TBD			ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 8)	TBD			ns	
TCCD	TxCLK IN to TxCLK OUT Delay @ 25°C, V _C ((Figure 9)	5		9.7	ns	
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C, V _C (Figure 10)	7.6		11.9	ns	
TPLLS	Transmitter Phase Lock Loop Set (Figure 1)			10	ms	
RPLLS	Receiver Phase Lock Loop Set (Figure 12)			10	ms	




FIGURE 1. "Worst Case" Test Pattern




FIGURE 2. "16 Grayscale" Test Pattern

Note 1: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

Note 2: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 3: Figure 1 and Figure 2 show a falling edge data strobe (TxCLK IN/RxCLK OUT).

AC Timing Diagrams (Continued)




FIGURE 3. DS90CF563 (Transmitter) LVDS Output Load and Transition Times




FIGURE 4. DS90CF564 (Receiver) CMOS/TTL Output Load and Transition Times




FIGURE 5. DS90CF563 (Transmitter) Input Clock Transition Time




FIGURE 6. DS90CF563 (Transmitter) Channel-to-Channel Skew and Pulse Width

AC Timing Diagrams (Continued)




FIGURE 7. DS90CF563 (Transmitter) Setup/Hold and High/Low Times




FIGURE 8. DS90CF564 (Receiver) Setup/Hold and High/Low Times




FIGURE 9. DS90CF563 (Transmitter) Clock In to Clock Out Delay




FIGURE 10. DS90CF564 (Receiver) Clock In to Clock Out Delay






FIGURE 11. DS90CF563 (Transmitter) Phase Lock Loop Set Time





FIGURE 12. DS90CF564 (Receiver) Phase Lock Loop Set Time





TxCLK OUT RxCLK IN Previous State Next State TxOUT2/ RxIN2 TxIN20 TxIN19 TxIN18 TxIN16 TxIN15 TxIN15-TxIN14-TxIN17 TxIN14 TxOUT1/ RxIN1 TxIN8-1 TxIN7-TxIN12 TxIN13 TxIN11 TxIN10 TxIN9 TxIN8 TxIN7 TxOUTO/ RxINO TxIN1-1 TxIN0-1 TxIN6 TxIN5 TxIN4 TxIN3 TxIN2 TxIN1 TxIN0


FIGURE 14. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CF563)

TL/F/12615-17

DS90CF563 Pin Description FPD Link Transmitter					
Pin Name	1/0	No.	Description		
TxIN	I	21	TTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable)		
TxOUT+	0		Positive LVDS differential data output		
TxOUT-	0	3	Negative LVDS differential data output		
FPSHIFT IN	1	1	TTL level clock input. The falling edge acts as data strobe		
TxCLK OUT+	0	1	Positive LVDS differential clock output		
TxCLK OUT -	0	1	Negative LVDS differential clock output		
PWR DOWN	I	1	TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power down		
V _{CC}	ı	4	Power supply pins for TTL inputs		
GND	1	5	Ground pins for TTL inputs		
PLL V _{CC}	ı	1	Power supply pin for PLL		
PLL GND	1	2	Ground pins for PLL		
LVDS V _{CC}	ı	1	Power supply pin for LVDS outputs		
LVDS GND	ı	3	Ground pins for LVDS outputs		

DS90CF564 Pin Description FPD Link Receiver

Pin Name	1/0	No.	Description
RxIN+	ı	3	Positive LVDS differential data inputs
RxIN-	I	3	Negative LVDS differential data inputs
RxOUT	0	21	TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable)
RxCLK IN+	I	1	Positive LVDS differential clock input
RxCLK IN-	- 1	1	Negative LVDS differential clock input
FPSHIFT OUT	0	1	TTL level clock output. The falling edge acts as data strobe
PWR DOWN	ı	1	TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power down
V _{CC}	I	4	Power supply pins for TTL outputs
GND	- 1	5	Ground pins for TTL outputs
PLL V _{CC}	I	1	Power supply for PLL
PLL GND	I	2	Ground pin for PLL
LVDS V _{CC}	I	1	Power supply pin for LVDS inputs
LVDS GND	I	3	Ground pins for LVDS inputs



Physical Dimensions inches (millimeters) 12.5 **±** 0.1 -A-GAGE PLANE 0.25 8.1 6.1 ± 0.1 -B-SEATING PLANE 00-80 4.05 0.60 +0.15 DETAIL A TYPICAL △ 0.2 C B A ALL LEAD TIPS □ 0.1 C SEE DETAIL A (0.90) 1.1 MAX 0.09-0.20 TYP 0.5 TYP 0.10 ± 0.05 TYP ⊕ 0.13 M A B S C S MTD48 (REV A)

48-Lead Molded Thin Shrink Small Outline Package, JEDEC Order Number DS90CF563MTD or DS90CF564MTD **NS Package Number MTD48**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

http://www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86

Fax: +49 (0) 180-530 so so Email: europe.support@nsc.com Deutsch Tel: +49 (0) 180-530 85 85 English Tel: +49 (0) 180-532 78 32 Français Tel: +49 (0) 180-532 95 58 Italiano Tel: +49 (0) 180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon

Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2308
Fax: 81-043-299-2408

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.