National Semiconductor

DS90CF561/DS90CF562 LVDS 18-Bit Color Flat Panel Display (FPD) Link

General Description

The DS90CF561 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CF562 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 40 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 280 Mbps per LVDS data channel. Using a 40 MHz clock, the data throughput is 105 Megabytes per second. These devices are offered with falling edge data strobes for convenient interface with a variety of graphics and LCD panel controllers.


This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Features

- Up to 105 Megabyte/sec bandwidth
- Narrow bus reduces cable size
- 345 mV swing LVDS devices for low EMI
- Low power CMOS design
- Power down mode
- PLL requires no external components
- Low profile 48-lead TSSOP package
- Falling edge data strobe
- Compatible with TIA/EIA-644 LVDS standard


DS90CF561/DS90CF562 LVDS 18-Bit Color Flat Panel Display (FPD) Link

April 1996



© 1996 National Semiconductor Corporation TL/F/12485

RRD-B30M66/Printed in U. S. A.



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.3V to $+6V$
CMOS/TTL Input Voltage	$-$ 0.3V to (V_{\rm CC} $+$ 0.3V)
CMOS/TTL Ouput Voltage	$-$ 0.3V to (V_{\rm CC} $+$ 0.3V)
LVDS Receiver Input Voltage	$-$ 0.3V to (V_{\rm CC} $+$ 0.3V)
LVDS Driver Output Voltage	$-$ 0.3V to (V_{\rm CC} $+$ 0.3V)
LVDS Output Short Circuit Duration	continuous
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 4 sec	e.) + 260°C

Maximum Power Dissipation @ + MTD48 (TSSOP) Package:	25°C
DS90CF561	1.98W
DS90CF562	1.89W
Package Derating: DS90CF561	16 mW/°C above +25°C
DS90CF562	15 mW/°C above +25°C
This device does not meet 2000	/ ESD rating (Note 4).

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	4.5	5.0	5.5	V
Operating Free Air Temperature (T _A)	-10	+25	+70	°C
Receiver Input Range	0		2.4	V


Electrical Characteristics


Over recommended operating supply and temperature ranges unless otherwise specified


Symbol	Parameter	Conditions	Min	Тур	Max	Units	
CMOS/TTL	DC SPECIFICATIONS						
V _{IH}	High Level Input Voltage			2.0		V _{CC}	V
VIL	Low Level Input Voltage		GND		0.8	V	
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$	3.8	4.9		V	
V _{OL}	Low Level Output Voltage	$I_{OL} = 2 \text{ mA}$		0.1	0.3	V	
V _{CL}	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$		-0.79	-1.5	V	
I _{IN}	Input Current	$V_{IN} = V_{CC}$, GND, 2.5V or		±5.1	±10	μΑ	
I _{OS}	Output Short Circuit Current	$V_{OUT} = 0V$			-120	mA	
VDS DRIV	ER DC SPECIFICATIONS						
V _{OD}	Differential Output Voltage	$R_L = 100\Omega$		250	290	450	mV
ΔV_{OD}	Change in V _{OD} between Complimentary Output States					35	mV
V _{CM}	Common Mode Voltage			1.1	1.25	1.375	V
ΔV_{CM}	Change in V _{CM} between Complimentary Output States					35	v
V _{OH}	High Level Output Voltage				1.3	1.6	V
V _{OL}	Low Level Output Voltage			0.9	1.07		V
I _{OS}	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$			-2.9	-5	mA
I _{OZ}	Output TRI-STATE® Current	$\overline{Power Down} = 0V, V_{OUT}$	= 0V or V_{CC}		±1	±10	μΑ
LVDS RECE	EIVER DC SPECIFICATIONS						
V_{TH}	Differential Input High Threshold	$V_{CM} = +1.2V$				+ 100	mV
V_{TL}	Differential Input Low Threshold			-100			mV
I _{IN}	Input Current	$V_{IN} = +2.4V$	$V_{CC} = 5.5V$			±10	μΑ
		$V_{IN} = 0V$				±10	μA
should be c Note 2: Typ Note 3: Cu specified (e	posolute Maximum Ratings'' are those values by operated at these limits. The tables of "Electri- bical values are given for $V_{CC} = 5.0V$ and T_A rrent into device pins is defined as positive. Of xcept V_{OD} and ΔV_{OD}). SD Rating: HBM (1.5 k Ω , 100 pF) PLL $V_{CC} \ge 1000V$ All other pins $\ge 2000V$ EIAJ ($\Omega\Omega$, 200 pF) $\ge 150V$	cal Characteristics" specify condition = +25°C.	ons for device opera	tion.			

Symbol	Parameter Conditions				Тур	Max	Units
RANSMIT	TER SUPPLY CURRENT						-1
Іссти	Transmitter Supply Current,	$R_L = 100\Omega, C_L = 5 pF,$	f = 32.5 MHz		34	46	mA
	Worst Case	Worst Case Pattern (Figures 1, 3)	f = 37.5 MHz		36	48	mA
ICCTG	Transmitter Supply Current,	alo				42	mA
	16 Grayscale	Grayscale Pattern (Figures 2, 3)	f = 37.5 MHz		28	43	mA
ICCTZ	Fransmitter Supply Current, Power Down = Low				1	10	μA
RECEIVER	SUPPLY CURRENT						
ICCRW	Receiver Supply Current,	$C_L = 8 pF$,	f = 32.5 MHz		55	75	mA
	Worst Case	Worst Case Pattern (Figures 1, 4)	f = 37.5 MHz		60	80	mA
ICCRG	Receiver Supply Current,	$C_L = 8 pF$,	f = 32.5 MHz		35	55	mA
	16 Grayscale	16 Grayscale Pattern (Figures 2, 4)	f = 37.5 MHz		37	58	mA
	Receiver Supply Current, Power Down = Low						
	Receiver Supply Current, Power Down hing Characteristic		e specified		1	10	μΑ
Switc Over reco	Power Down	CS nd temperature ranges unless otherwis			<u> </u>		
Switc Over reco Symbol	Power Down hing Characteristic mmended operating supply an	CS nd temperature ranges unless otherwis Parameter	e specified	Typ	Ma	ax	Units
Switc Over reco Symbol LLHT	Power Down hing Characteristic mmended operating supply a LVDS Low-to-High Trans	CS nd temperature ranges unless otherwis Parameter ition Time (<i>Figure 3</i>)		0.75	M a	ax 5	Units
Switc Over reco Symbol LLHT LHLT	Power Down hing Characteristic mmended operating supply at LVDS Low-to-High Trans LVDS High-to-Low Trans	CS nd temperature ranges unless otherwis Parameter ition Time (<i>Figure 3</i>) ition Time (<i>Figure 3</i>)		0.75 0.75	Ma 1.4	ax 5 5	Units ns ns
Switc Over reco Symbol LLHT	Power Down hing Characteristic mmended operating supply an LVDS Low-to-High Trans LVDS High-to-Low Trans CMOS/TTL Low-to-High	CS nd temperature ranges unless otherwis Parameter ition Time (<i>Figure 3</i>) ition Time (<i>Figure 3</i>) Transition Time (<i>Figure 4</i>)		0.75	M a	ax 5 5 5	Units
Switc Over reco Symbol LLHT LHLT CLHT	Power Down hing Characteristic mmended operating supply an LVDS Low-to-High Trans LVDS High-to-Low Trans CMOS/TTL Low-to-High	CS nd temperature ranges unless otherwis Parameter ition Time (<i>Figure 3</i>) ition Time (<i>Figure 3</i>) Transition Time (<i>Figure 4</i>) Transition Time (<i>Figure 4</i>)		0.75 0.75 3.5	Ma 1.4 1.4 6.4	ax 5 5 5 5 5	Units ns ns ns
Switc Over reco Symbol LLHT LHLT CLHT CHLT	Power Down hing Characteristic ommended operating supply an LVDS Low-to-High Trans LVDS High-to-Low Trans CMOS/TTL Low-to-High CMOS/TTL High-to-Low TxCLK IN Transition Time	CS nd temperature ranges unless otherwis Parameter ition Time (<i>Figure 3</i>) ition Time (<i>Figure 3</i>) Transition Time (<i>Figure 4</i>) Transition Time (<i>Figure 4</i>)		0.75 0.75 3.5	Ma 1.4 1.4 6.3 6.4	ax 5 5 5 5 5 5 5	Units ns ns ns ns
Switc Over reco Symbol LLHT LHLT CLHT CHLT TCIT	Power Down hing Characteristic ommended operating supply an LVDS Low-to-High Trans LVDS High-to-Low Trans CMOS/TTL Low-to-High CMOS/TTL High-to-Low TxCLK IN Transition Time	CS nd temperature ranges unless otherwis Parameter ition Time (<i>Figure 3</i>) ition Time (<i>Figure 3</i>) Transition Time (<i>Figure 4</i>) Transition Time (<i>Figure 4</i>) e (<i>Figure 5</i>) nel Skew (Note A) (<i>Figure 6</i>)		0.75 0.75 3.5	Ma 1.1 6.1 6.1 8	ax 555555555555555555555555555555555555	Units ns ns ns ns ns
Switc Over reco Symbol LLHT LHLT CLHT CLHT CHLT TCIT TCCS	Power Down hing Characteristic mmended operating supply at LVDS Low-to-High Trans LVDS High-to-Low Trans CMOS/TTL Low-to-High CMOS/TTL High-to-Low TxCLK IN Transition Time TxOUT Channel-to-Chan	CS nd temperature ranges unless otherwise Parameter ition Time (Figure 3) ition Time (Figure 3) Transition Time (Figure 4) Transition Time (Figure 4) e (Figure 5) nel Skew (Note A) (Figure 6) dth (Figure 6) f = 20 MHz	Min	0.75 0.75 3.5 2.7	Ma 1.4 6.4 6.4 8 8 35	ax 555555555555555555555555555555555555	Units ns ns ns ns ns ps
Switc Over reco Symbol LLHT LHLT CLHT CHLT TCIT TCCS TSSPW	Power Down hing Characteristic mmended operating supply a LVDS Low-to-High Trans LVDS High-to-Low Trans CMOS/TTL Low-to-High CMOS/TTL High-to-Low TxCLK IN Transition Time TxOUT Channel-to-Chan Tx Sub-Symbol Pulse Wie	CS nd temperature ranges unless otherwise Parameter ition Time (Figure 3) ition Time (Figure 3) Transition Time (Figure 4) ransition Time (Figure 4) e (Figure 5) nel Skew (Note A) (Figure 6) dth (Figure 6) ft = 20 MHz el Skew (Note B)	Min	0.75 0.75 3.5 2.7	Ma 1.1 1.1 6.2 6.3 8 35 8 8	ax 555555555555555555555555555555555555	Units ns ns ns ns ns ps ns
Switc Over reco Symbol LLHT LHLT CLHT CLHT CHLT TCIT TCCS TSSPW RCCS	Power Down hing Characteristic ommended operating supply an LVDS Low-to-High Trans LVDS High-to-Low Trans CMOS/TTL Low-to-High CMOS/TTL High-to-Low TxCLK IN Transition Tim TxOUT Channel-to-Channe Tx Sub-Symbol Pulse Wie RxIN Channel-to-Channe	CS nd temperature ranges unless otherwis Parameter ition Time (<i>Figure 3</i>) ition Time (<i>Figure 3</i>) Transition Time (<i>Figure 4</i>) Transition Time (<i>Figure 4</i>) e (<i>Figure 5</i>) nel Skew (Note A) (<i>Figure 6</i>) dth (<i>Figure 6</i>) f = 20 MHz el Skew (Note B) 7)	Min	0.75 0.75 3.5 2.7 7	Ma 1.4 1.4 6.3 6.4 8 355 8 70	ax 555555555555555555555555555555555555	Units ns ns ns ns ps ns ps ns
Switc Over reco Symbol LLHT LHLT CLHT CHLT TCIT TCCS TSSPW RCCS TCIP	Power Down hing Characteristic mmended operating supply an LVDS Low-to-High Trans LVDS High-to-Low Trans CMOS/TTL Low-to-High CMOS/TTL High-to-Low TxCLK IN Transition Tim TxOUT Channel-to-Channe Tx Sub-Symbol Pulse Wii RxIN Channel-to-Channe TxCLK IN Period (<i>Figure</i>	CS nd temperature ranges unless otherwise Parameter ition Time (Figure 3) ition Time (Figure 3) Transition Time (Figure 4) Transition Time (Figure 4) e (Figure 5) nel Skew (Note A) (Figure 6) cth (Figure 6) f = 20 MHz el Skew (Note B) 7) ure 7)	Min	0.75 0.75 3.5 2.7 7 T	Ma 1 6 6 8 35 8 70 50	ax 555555555555555555555555555555555555	Units ns ns ns ns ns ps ns ps ns
Switc Over reco Symbol LLHT LHLT CLHT CLHT CHLT TCIT TCCS TSSPW RCCS TCIP TCIH	Power Down hing Characteristic mmended operating supply an LVDS Low-to-High Trans LVDS High-to-Low Trans CMOS/TTL Low-to-High CMOS/TTL High-to-Low TxCLK IN Transition Tim TxOUT Channel-to-Chann Tx Sub-Symbol Pulse Wi RxIN Channel-to-Channe TxCLK IN Period (<i>Figure</i> TxCLK IN High Time (<i>Fig</i>	CS nd temperature ranges unless otherwise Parameter ition Time (Figure 3) ition Time (Figure 3) Transition Time (Figure 4) Transition Time (Figure 4) e (Figure 5) nel Skew (Note A) (Figure 6) dth (Figure 6) f = 20 MHz al Skew (Note B) 7) ure 7) ure 7)	Min	0.75 0.75 3.5 2.7 7 T 0.5T	Ma 1.4 1.4 6.4 6.4 88 355 88 70 50 0.64	ax 555555555555555555555555555555555555	Units ns ns ns ns ns ps ns ps ns ns
Switc Over reco Symbol LLHT LHLT CLHT CLHT TCIT TCIT TCCS TSSPW RCCS TCIP TCIH TCIL	Power Down hing Characteristic ommended operating supply an LVDS Low-to-High Trans LVDS High-to-Low Trans CMOS/TTL Low-to-High CMOS/TTL High-to-Low TxCLK IN Transition Time TxOUT Channel-to-Channe Tx Sub-Symbol Pulse Wi RxIN Channel-to-Channe TxCLK IN Period (<i>Figure</i> TxCLK IN High Time (<i>Fig</i> TxCLK IN Low Time (<i>Fig</i>	CS nd temperature ranges unless otherwise Parameter ition Time (Figure 3) ition Time (Figure 3) Transition Time (Figure 4) ransition Time (Figure 4) e (Figure 5) nel Skew (Note A) (Figure 6) dth (Figure 6) ft el Skew (Note B) 7) ure 7) (Figure 7)	Min Min 5.5 25 0.35T 0.35T	0.75 0.75 3.5 2.7 7 T 0.5T	Ma 1.4 1.4 6.4 6.4 88 355 88 70 50 0.64	ax 555555555555555555555555555555555555	Units ns ns ns ns ps ns ps ns ns ns ns


Symbol	Parameter		Min	Тур	Max	Unit
RCOH	RxCLK OUT High Time (Figure 8)	f = 20 MHz	21.5			ns
		f = 40 MHz	10.5			ns
RCOL	RxCLK OUT Low Time (Figure 8)	f = 20 MHz	19			ns
		f = 40 MHz	6			ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 8)	f = 20 MHz	14			ns
		f = 40 MHz	4.5			ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 8)	f = 20 MHz	16			ns
		f = 40 MHz	6.5			ns
TCCD	TxCLK IN to TxCLK OUT Delay @ 25°C, V _{CC} = 5.0V <i>(Figure 9)</i>		5		9.7	ns
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C, V _{CC} = 5.0V (<i>Figure 10</i>)		7.6		11.9	ns
TPLLS	Transmitter Phase Lock Loop Set (Figure 1	1)			10	ms
RPLLS	Receiver Phase Lock Loop Set (Figure 12)				10	ms









8





Pin Name	1/0	No.	Description
TxIN	I	21	TTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.)
TxOUT+	0	3	Positive LVDS differential data output
TxOUT-	0	3	Negative LVDS differential data output
FPSHIFT IN	I	1	TTL level clock input. The falling edge acts as data strobe.
TxCLK OUT+	0	1	Positive LVDS differential clock output
TxCLK OUT –	0	1	Negative LVDS differential clock output
PWR DOWN	I	1	TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power dowr
V _{CC}	I	4	Power supply pins for TTL inputs
GND	I	5	Ground pins for TTL inputs
PLL V _{CC}	I	1	Power supply pin for PLL
PLL GND	I	2	Ground pins for PLL
LVDS V _{CC}	I	1	Power supply pin for LVDS outputs
LVDS GND	I	3	Ground pins for LVDS outputs
DS90CF	562	Pin	Description—FPD Link Receiver
Pin Name	1/0	No.	Description
		3	Positive LVDS differential data inputs
RxIN+		0	
RxIN+ RxIN-	1	3	Negative LVDS differential data inputs
			· ·
RxIN-	1	3	Negative LVDS differential data inputs TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE,
RxIN — RxOUT	 	3 21	Negative LVDS differential data inputs TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.)
RxIN- RxOUT RxCLK IN+	 	3 21 1	Negative LVDS differential data inputs TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.) Positive LVDS differential clock input
RxIN – RxOUT RxCLK IN + RxCLK IN –	 	3 21 1 1	Negative LVDS differential data inputs TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.) Positive LVDS differential clock input Negative LVDS differential clock input
RxIN – RxOUT RxCLK IN + RxCLK IN – FPSHIFT OUT	 0 1 1 0	3 21 1 1 1	Negative LVDS differential data inputs TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.) Positive LVDS differential clock input Negative LVDS differential clock input TTL level clock output. The falling edge acts as data strobe.
RxIN – RxOUT RxCLK IN + RxCLK IN – FPSHIFT OUT PWR DOWN	I 0 I 0 I 0 I I 0	3 21 1 1 1 1	Negative LVDS differential data inputs TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.) Positive LVDS differential clock input Negative LVDS differential clock input TTL level clock output. The falling edge acts as data strobe. TTL level input. Assertion (low input) maintains the receiver outputs in the previous state
RxIN – RxOUT RxCLK IN + RxCLK IN – FPSHIFT OUT PWR DOWN V _{CC}	I 0 I 0 I 0 I I I I I I	3 21 1 1 1 1 4	Negative LVDS differential data inputs TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.) Positive LVDS differential clock input Negative LVDS differential clock input TTL level clock output. The falling edge acts as data strobe. TTL level input. Assertion (low input) maintains the receiver outputs in the previous state Power supply pins for TTL outputs
RxIN – RxOUT RxCLK IN + RxCLK IN – FPSHIFT OUT PWR DOWN V _{CC} GND	I 0 I I 0 I I I I I I I	3 21 1 1 1 1 4 5	Negative LVDS differential data inputs TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.) Positive LVDS differential clock input Negative LVDS differential clock input TTL level clock output. The falling edge acts as data strobe. TTL level input. Assertion (low input) maintains the receiver outputs in the previous state Power supply pins for TTL outputs Ground pins for TTL outputs
RxIN – RxOUT RxCLK IN + RxCLK IN – FPSHIFT OUT PWR DOWN V _{CC} GND PLL V _{CC}	I 0 I I 0 I I I I I I I I I I	3 21 1 1 1 1 4 5 1	Negative LVDS differential data inputs TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines (FPLINE, FPFRAME, DRDY). (Also referred to as HSYNC, VSYNC and DATA ENABLE.) Positive LVDS differential clock input Negative LVDS differential clock input TTL level clock output. The falling edge acts as data strobe. TTL level input. Assertion (low input) maintains the receiver outputs in the previous state Power supply pins for TTL outputs Ground pins for TTL outputs Power supply for PLL



to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

GAGE PLANE 0.25

ł SEATING PLANE

0.09-0.20 TYP

MTD48 (REV A)

0.60 +0.15 -0.10

SEE DETAIL A

DETAIL A

TYPICAL

National Semiconductor Corporation 1111 West Bardin Road Ariington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 http://www.national.com	National Semiconductor Europe Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 180-530 85 85 English Tel: +49 (0) 180-532 83 22 Français Tel: +49 (0) 180-532 93 58	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600	National Semiconductor Japan Ltd. Tel: 81-043-299-2308 Fax: 81-043-299-2408
http://www.national.com	Italiano Tel: +49 (0) 180-534 16 80	Fax: (852) 2736-9960	

25 ΠΠ

24

6.1 ± 0.1 -B-

□ 0.2 C B A

-0.10 ± 0.05 TYP

ALL LEAD TIPS

(0.90)1.1 'мах 0°-8°

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.