

## Low Power CMOS Operation

If there is one single characteristic that justifies the existence of CMOS, it is low power dissipation. In the quiescent state, FACT draws 1000 times less power than the equivalent LS or ALS TTL device. This enhances system reliability; because costly regulated high current power supplies, heat sinks and fans are eliminated, FACT logic devices are ideal for portable systems such as laptop computers and backpack communications systems. Operating power is also very low for FACT logic. Power consumption of various technologies with a clock frequency of 1 MHz is shown below.

## FACT Product Comparison

| Feature | FACT AC/ACT | FACT ACQ/ACTQ |
| :---: | :---: | :---: |
| Dynamic line driving guaranteed to switch on incident wave into transmission line impedance as low as $50 \Omega$ at $+85^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { Yes } \\ & \mathrm{l}_{\mathrm{OLD}} / \mathrm{l}_{\mathrm{OHD}}: \pm 75 \mathrm{~mA} \end{aligned}$ | Yes <br> $\mathrm{I}_{\mathrm{OLD}} / \mathrm{IOHD}: \pm 75 \mathrm{~mA}$ |
| Guaranteed High Output Drive | $\mathrm{lOL} / \mathrm{l}_{\mathrm{OH}}: \pm 24 \mathrm{~mA}$ | $\mathrm{IOL} / \mathrm{IOH} \pm \pm 24 \mathrm{~mA}$ |
| Very High Speed Frequency | 1 ns Internal Gate <br> Delay; up to 100 MHz <br> Toggle Frequency | $\leq 1 \mathrm{~ns}$ Internal Gate Delay; up to 100 MHz Toggle Frequency |
| CMOS Power | $5 \mu \mathrm{~W} /$ Gate | $5 \mu \mathrm{~W} /$ Gate |
| CMOS Input Loading | $\pm 1 \mu \mathrm{~A}$ | $\pm 1 \mu \mathrm{~A}$ |
| Extended Operating Voltage Range | 2.0 V to 6.0 V | 2.0 V to 6.0 V |
| DC/AC Characteristics Guaranteed | 3 V and $5 \mathrm{~V} \pm 10 \%$ | 3 V and 5V $\pm 10 \%$ |
| Excellent Symmetrical Noise Margin (CMOS Inputs) | 1.55V HIGH; 1.55V LOW | 1.55V HIGH; 1.55V LOW |
| Dynamic Thresholds (TTL-Compatible Inputs) |  | Maximum 2.2V HIGH <br> Minimum 0.8V ( $\mathrm{V}_{\mathrm{IHD}}$ ); LOW ( $\mathrm{V}_{\mathrm{ILD}}$ ) |
| Guaranteed Latchup Immunity | $\pm 100 \mathrm{~mA}$ at $+85^{\circ} \mathrm{C}$ | $\pm 300 \mathrm{~mA}$ at $+85^{\circ} \mathrm{C}$ |
| ESD Immunity | Typical 6,000V | Typical 6,000V |
| Pin-to-Pin Output Propagation Delay Skew (Maximum) |  | 1.0 ns (tos); Typical 0.5 ns |
| Guaranteed Output Noise Levels (Maximum) |  | 1.5 V V OLP (Ground Bounce); <br> $-1.2 \mathrm{~V} \mathrm{~V}_{\mathrm{OLV}}$ (Undershoot) |
| Driving Force for JEDEC Standard for Advanced CMOS | Yes |  |
| Inputs Compatible with: CMOS TTL | $\begin{aligned} & \mathrm{AC} \\ & \mathrm{ACT} \end{aligned}$ | $\begin{aligned} & \mathrm{ACQ} \\ & \mathrm{ACTQ} \end{aligned}$ |
| Full Compatibility (Function, Part Number, Pinout) with Standard Functions | Yes | Yes ( $\geq 8$ Bits) |

## Low Power CMOS Operation (continued)



Figure 1 illustrates the effects of $I_{D D}$ versus power supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) for two load capacitance values: 50 pF and stray capacitance. The clock frequency was 1 MHz for the measurements.

## AC Performance

In comparison to LS, ALS and HC families, FACT devices have faster internal gate delays as well as the basic gate delays. Additionally, as the level of integration increases, FACT logic leads the way to very high-speed systems.
The examples below describe typical values for a 74XX138, 3-to-8 line decoder and a 74XX244 line driver.

| 138 | $=6.0 \mathrm{~ns} @ C_{\mathrm{L}}=50 \mathrm{pF}$ |
| :--- | :--- |
| FACT AC | $=12.0 \mathrm{~ns} @ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| ALS | $=22.0 \mathrm{~ns} @ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| LS | $=17.5 \mathrm{~ns} @ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| HC |  |


| 244 | $=4.0 \mathrm{~ns} @ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| :--- | :--- |
| FACT ACQ | $=5.0 \mathrm{~ns} @ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| FACT AC | $=7.0 \mathrm{~ns} @ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| ALS | $=12.0 \mathrm{~ns} @ \mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}$ |
| LS | $=14.0 \mathrm{~ns} @ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |

AC performance specifications are guaranteed at 5.0 V $\pm 0.5 \mathrm{~V}$ and $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$. For worst case design at $2.0 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ on all device types, the formula below can be used to determine AC performance.
AC performance at $2.0 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}=1.9 \times \mathrm{AC}$ specification at 3.3V.

## Multiple Output Switching

Propagation delay is affected by the number of outputs switching simultaneously. Typically, devices with more than one output will follow the rule: for each output switching, derate the databook specification by 250 ps. This effect typically is not significant on an octal device unless more than four outputs are switching simultaneously. This derating is valid for the entire temperature range and $5.0 \mathrm{~V} \pm 10 \%$ $V_{D D}$.

## Noise Immunity

The DC noise immunity of a logic family is also an important equipment cost factor in terms of decoupling components, power supply dynamic resistance and regulation as well as layout rules for PC boards and signal cables.
The comparisons shown describe the difference between the input threshold of a device and the output voltage, $\left|\mathrm{V}_{\mathrm{IL}}-\mathrm{V}_{\mathrm{OL}} / / / \mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{OH}}\right|$ at $4.5 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$.

$$
\begin{array}{ll}
\text { FACT } & =1.25 \mathrm{~V} / 1.25 \mathrm{~V} \\
\mathrm{ALS} & =0.4 \mathrm{~V} / 0.7 \mathrm{~V} \\
\mathrm{LS} & =0.3 \mathrm{~V} / 0.7 \mathrm{~V} @ 4.75 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}} \\
\mathrm{HC} & =0.8 \mathrm{~V} / 1.25 \mathrm{~V}
\end{array}
$$

## Output Characteristics

All FACT outputs are buffered to ensure consistent output voltage and current specifications across the family. Both AC/ACQ and ACT/ACTQ device types have the same output structures. Two clamp diodes are internally connected to the output pin to suppress voltage overshoot and undershoot in noisy system applications which can result from impedance mismatching. The balanced output design allows for controlled edge rates and equal rise and fall times.
All SSI and MSI devices (AC, ACT, ACQ or ACTQ) are guaranteed to source and sink 24 mA . 74AC/ACTxxx devices are capable of driving $50 \Omega$ transmission lines.

## $\mathrm{IOL}_{\mathrm{L}} \mathrm{I}_{\mathrm{OH}}$ Characteristics

| FACT AC/ACT | $=24 \mathrm{~mA} /-24 \mathrm{~mA}$ |
| :--- | :--- |
| FACT ACQ/ACTQ | $=24 \mathrm{~mA} /-24 \mathrm{~mA}$ |
| ALS | $=24 \mathrm{~mA} /-15 \mathrm{~mA}$ |
| LS | $=8 \mathrm{~mA} /-0.4 \mathrm{~mA} @ 4.75 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ |
| HC | $=4 \mathrm{~mA} /-4 \mathrm{~mA}$ |

## Dynamic Output Drive

Traditionally, in order to predict what incident wave voltages would occur in a system, the designer was required to do an output analysis using a Bergeron diagram. Not only is this a long and time consuming operation, but the designer needed to depend upon the accuracy and reliability of the manufacturer-supplied "typical" output I/V curve. Additionally, there was no way to guarantee that any supplied device would meet these "typical" performance values across the operating voltage and temperature limits. Fortunately for the system designers, FACT has taken the necessary steps to guarantee incident wave switching on transmission lines with impedances as low as $50 \Omega$ for the commercial temperature range.
Figure 2 shows a Bergeron diagram for switching both HIGH-to-LOW and LOW-to-HIGH. On the right side of the graph ( $\mathrm{I}_{\mathrm{OUT}}>0$ ), are the $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{I}_{\mathrm{IH}}$ curves for FACT logic while on the left side ( $l_{\text {OUT }}<0$ ), are the curves for $V_{\text {OL }}$ and $I_{\text {IL }}$. Although we will only discuss here the LOW-to-HIGH transition, the information presented may be applied to a HIGH-to-LOW transition.

## Dynamic Output Drive (continued)



Begin analysis at the $\mathrm{V}_{\mathrm{OL}}$ (quiescent) point. This is the intersection of the $\mathrm{V}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OL}}$ curve for the output and the $\mathrm{V}_{\mathrm{IN}} /$ $\mathrm{I}_{\mathrm{IN}}$ curve for the input. For CMOS inputs and outputs, this point will be approximately 100 mV . Then draw a $50 \Omega$ load line from this intersection to the $\mathrm{V}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{OH}}$ curve as shown by Line 1. This intersection is the voltage that the incident wave will have. Here it occurs at approximately 3.95 V . Then draw a line with a slope of $-50 \Omega$ from this first intersection point to the $\mathrm{V}_{\mathbb{I}} / I_{\mathbb{I N}}$ curve as shown by Line 2. This second intersection will be the first reflection back from the input gate. Continue this process of drawing the load lines from each intersection to the next. Lines terminating on the $\mathrm{V}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{OH}}$ curve should have positive slopes while lines terminating on the $\mathrm{V}_{\mathrm{IN}} / \mathrm{I}_{\mathbb{N}}$ curve should have negative slopes.
Each intersection point predicts the voltage of each reflected wave on the transmission line. Intersection points on the $\mathrm{V}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{OH}}$ curve will be waves travelling from the driver to the receiver while intersection points on the $\mathrm{V}_{\mathrm{IN} / \mathrm{I}_{\mathrm{N}}}$ curve will be waves travelling from the receiver to the driver.
Figure 3 through Figure 6 show the resultant waveforms. Each division on the time scale represents the propagation delay of the transmission line.


FIGURE 3. Resultant Waveforms Driving $50 \Omega$ Line-Theoretical


Time ( ns )
FIGURE 4. Resultant Waveforms Driving $50 \Omega$ Line-Actual
 FIGURE 5. Resultant Waveforms Driving $50 \Omega$ Line-Theoretical


## Dynamic Output Drive (continued)

While this exercise can be done for FACT, it is no longer necessary. FACT is guaranteed to drive an incident wave of enough voltage to switch another FACT input.
We can calculate what current is required by looking at the Bergeron diagram. The quiescent voltage on the line will be within 100 mV of either rail. We know what voltage is required to guarantee a valid voltage at the receiver. This is either $70 \%$ or $30 \%$ of $V_{D D}$. The formula for calculating the current and voltage required is $\left|\left(\mathrm{V}_{\mathrm{OQ}}-\mathrm{V}_{\mathrm{l}}\right) / \mathrm{Z}_{\mathrm{O}}\right|$ at $\mathrm{V}_{1}$. For $\mathrm{V}_{\mathrm{OQ}}=100 \mathrm{mV}, \mathrm{V}_{\mathrm{IH}}=3.85 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ and $\mathrm{Z}_{\mathrm{O}}=50 \Omega$, the required $\mathrm{I}_{\mathrm{OH}}$ at 3.85 V is 75 mA . For the HIGH -to-LOW transition, $\mathrm{V}_{\mathrm{OQ}}=5.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=1.65 \mathrm{~V}$ and $\mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{I}_{\mathrm{OL}}$ is 75 mA


FIGURE 7. Output Characteristics $\mathrm{V}_{\mathrm{OH}} / \mathrm{l}_{\mathrm{OH}}$, ACOO

at 1.65 V . FACT's I/O specifications include these limits. For transmission lines with impedances greater than $50 \Omega$, the current requirements are less and switching is still guaranteed.
It is important to note that the typical $24 \mathrm{~mA} \mathrm{DC} \mathrm{drive} \mathrm{spec-}$ ification is not adequate to guarantee incident wave switching. The only way to guarantee this is to guarantee the current required to switch a transmission line from the output quiescent point to the valid $\mathrm{V}_{\mathrm{IN}}$ level.
The following performance charts are provided in order to aid the designer in determining dynamic output current drive of FACT devices with various power supply voltages.


FIGURE 8. Output Characteristics $\mathrm{V}_{\mathrm{OH}} / \mathrm{IOH}_{\mathrm{OH}}$, ACTQ244


FIGURE 10. Output Characteristics $\mathrm{V}_{\mathrm{OL}} / \mathrm{IOL}_{\mathrm{OL}}$, ACTQ244

## Dynamic Output Drive (continued)



FIGURE 11. Input Characteristics $\mathrm{V}_{\mathrm{IN}} / \mathrm{I}_{\mathrm{IN}}$

## Choice of Voltage Specifications

To obtain better performance and higher density, semiconductor technologies are reducing the vertical and horizontal dimensions of integrated device structures. Due to a number of electrical limitations in the manufacture of VLSI devices and the need for low voltage operation in memory cards, it was decided by the JEDEC committee to establish
interface standards for devices operating at $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$. To this end, Fairchild Semiconductor guarantees all of its devices operational at $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$. Note also that AC and DC specifications are guaranteed between 3.0 V and 5.5 V . Operation of FACT logic is also guaranteed from 2.0 V to 6.0V AC/ACQ on $V_{D D}$.

## Operating Voltage Ranges

```
FACT = 2.0V to 6.0V (AC/ACQ)
FACT = 5.0V \pm10% (ACT/ACTQ)
ALS = 5.0V }\pm10
LS = 5.0V \pm5%
HC =2.0V to 6.0V
```


## FACT Replaces Existing Logic

Fairchild Semiconductor's Advanced CMOS family is specifically designed to outperform existing CMOS and Bipolar logic families. Figure 12 shows the relative position of various logic families in speed/power performance. FACT
exhibits 1 ns internal propagation delays while consuming $1 \mu \mathrm{~W}$ of power.
The Logic Family Comparisons table below summarizes the key performance specifications for various competitive technology logic families.


FIGURE 12. Internal Gate Delays

General Characteristics (All Max Ratings)

| Symbol | Characteristics | ALS | HCMOS | FACT |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | AC/ACQ | ACT/ACTQ |  |
| $\mathrm{V}_{\text {CC/EE/DD }}$ | Operating Voltage Range | $5 \pm 10 \%$ | $5 \pm 10 \%$ | $5 \pm 5 \%$ | $5 \pm 10 \%$ | V |
| $\mathrm{T}_{\mathrm{A}} 74$ Series <br> $\mathrm{T}_{\mathrm{A}} 54$ Series | Operating <br> Temperature Range | $\begin{gathered} 0 \text { to }+70 \\ -55 \text { to }+125 \end{gathered}$ | $\begin{aligned} & -40 \text { to }+85 \\ & -55 \text { to }+125 \end{aligned}$ | $\begin{aligned} & -40 \text { to }+85 \\ & -55 \text { to }+125 \end{aligned}$ | $\begin{aligned} & -40 \text { to }+85 \\ & -55 \text { to }+125 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{IH}}$ (Min) | Input Voltage (Limits) | 2.0 | 3.15 | 3.85 | 2.0 | V |
| $\mathrm{V}_{\text {IL }}$ (Max) |  | 0.8 | 0.9 | 1.65 | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ (Min) | Output Voltage (Limits) | 2.7 | $\mathrm{V}_{\mathrm{DD}}-0.1$ | $\mathrm{V}_{\mathrm{DD}}-0.1$ | $\mathrm{V}_{\mathrm{DD}}-0.1$ | V |
| $\mathrm{V}_{\text {OL }}$ (Max) |  | 0.5 | 0.1 | 0.1 | 0.1 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input Current | 20 | +1.0 | +1.0 | +1.0 | $\mu \mathrm{A}$ |
| ILL |  | -200 | -1.0 | -1.0 | -1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current at $\mathrm{V}_{0}$ (Limit) | -0.4 | $-4.0 @ \mathrm{~V}_{\mathrm{DD}}-0.8$ | -24@ $\mathrm{V}_{\mathrm{DD}}-0.8$ | $-24 @ \mathrm{~V}_{\mathrm{DD}}-0.8$ | mA |
| $\mathrm{I}_{\mathrm{OL}}$ |  | 8.0 | 4.0 @ 0.4V | 24 @ 0.44V | 24 @ 0.44V | mA |
| DCM | DC Noise Margin LOW/HIGH ( $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ ) | 0.4/0.7 | 0.8/1.25 | 1.25/1.25 | 0.7/2.4 | V |

Speed/Power Characteristics (All Typical Ratings)

| Symbol | Characteristics | ALS | HCMOS | FACT AC | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{G}}$ | Quiescent Supply Current/Gate | 0.2 | 0.0005 | 0.0005 | mA |
| $\mathrm{P}_{\mathrm{G}}$ | Power/Gate (Quiescent) | 1.2 | 0.0025 | 0.0025 | mW |
| $\mathrm{t}_{\mathrm{PD}}$ | Propagation Delay (244 Typ.) | 7.0 | 14.0 | 5.0 | ns |
|  | Speed Power Product | 8.4 | 0.04 | 0.01 | pJ |
| $\mathrm{f}_{\mathrm{MAX}}$ | Clock Frequency D/FF | 50 | 50 | 160 | MHz |

## Propagation Delay

| Symbol | Product |  | LS | ALS | HCMOS | FACT | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }} / \mathrm{t}_{\text {PHL }}$ | 74XX00 | Typ | 10.0 | 5.0 | 8.0 | 5.0 | ns |
|  |  | Max | - | 11.0 | 23.0 | 8.5 | ns |
| $\mathrm{t}_{\mathrm{PLH}} / \mathrm{t}_{\mathrm{PHL}}$ <br> (Clock to Q) | 74XX74 | Typ | 30.0 | 12.0 | 12.0 | 8.0 | ns |
|  |  | Max | - | 18.0 | 44.0 | 10.5 | ns |
| $\mathrm{t}_{\mathrm{PLH}} / \mathrm{t}_{\mathrm{PHL}}$ <br> (Clock to Q) | 74XX163 | Typ | 27.0 | 10.0 | 20.0 | 5.0 | ns |
|  |  | Max | - | 20.0 | 52.0 | 10.0 | ns |

Conditions: (LS) $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, 25^{\circ} \mathrm{C}$;
(ALS/HC/FACT) $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Over Temp, Max values at $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for $\mathrm{ALS},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for $\mathrm{HC} / \mathrm{FACT}$.
FIGURE 13. Logic Family Comparisons

## Circuit Characteristics

## POWER DISSIPATION

One advantage to using CMOS logic is its extremely low power consumption. During quiescent conditions, FACT will consume several orders of magnitude less current than its bipolar counterparts. But DC power consumption is not the whole picture. Any circuit will have AC power consumption, whether it is built with CMOS or bipolar technologies.
Total power dissipation of FACT device under AC conditions is a function of three basic sources, quiescent power, internal dynamic power, and output dynamic power dissipation. Firstly, a FACT device will dissipate power in the quiescent or static condition. This can be calculated by using the formula: (Note: In many datasheets $I_{D D}, \Delta I_{D D}, I_{D D T}$, and $\mathrm{V}_{\mathrm{DD}}$ are referred to as $\mathrm{I}_{\mathrm{CC}}, \Delta \mathrm{I}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{CCT}}$, and $\mathrm{V}_{\mathrm{CC}}$, respectively. There are no differences.)
Eq. $1 \quad \mathrm{PD}_{\mathrm{Q}}=\mathrm{I}_{\mathrm{DD}} \cdot \mathrm{V}_{\mathrm{DD}}$
$P D_{Q}=$ Quiescent Power Dissipation
$I_{D D}=$ Quiescent Power Supply Current Drain
$V_{D D}=$ Power Supply Voltage
Secondly, a FACT device will dissipate power dynamically by charging and discharging internal capacitance. This can be calculated by using one of the following two formulas:
Eq. 2A (AC/ACQ)
$\mathrm{PD}_{\text {INT }}=\left(\mathrm{C}_{\mathrm{PD}} \cdot \mathrm{V}_{\mathrm{S}} \cdot \mathrm{f}\right) \cdot \mathrm{V}_{\mathrm{DD}}$
$P D_{\text {INT }}=$ Internal Dynamic Power Dissipation
$C_{P D}=$ Device Power Dissipation Capacitance
$\mathrm{V}_{\mathrm{S}}=$ Output Voltage Swing
$\mathrm{f} \quad=$ Internal Frequency of Operation
$V_{D D}=$ Power Supply Voltage
$\mathrm{C}_{\text {PD }}$ values are specified for each FACT device and are measured per JEDEC standards as described later on in Section 2. On FACT device data sheets, $\mathrm{C}_{P D}$ is a typical value and is given either for the package or for the individual stages with the device. (See Section 2). For FACT devices, $V_{S}$ and $V_{D D}$ are the same value and can be replaced by $V_{D D}{ }^{2}$ in the above formula.
Eq. 2B (ACT/ACTQ)
$P D_{\text {INT }}=\left[\left(I_{D D T} \cdot D_{H} \cdot N_{T}\right) \cdot V_{D D}\right]+$
$\left[\left(\mathrm{C}_{\mathrm{PD}} \cdot \mathrm{V}_{\mathrm{S}} \cdot \mathrm{f}\right) \cdot \mathrm{V}_{\mathrm{DD}}\right]$
$P D_{\text {INT }}=$ Internal Dynamic Power Dissipation
IDDT $=$ Power Supply Current for a TTL HIGH

$$
\text { Input }\left(\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}\right)
$$

$D_{H} \quad=$ Duty Cycle for TTL Inputs HIGH
$N_{T}=$ Number of TTL Inputs at $D_{H}$
$V_{D D}=$ Power Supply Voltage
$C_{P D}=$ Device Power Dissipation Capacitance
$\mathrm{V}_{\mathrm{S}}=$ Output Voltage Swing
$\mathrm{f} \quad=$ Internal Frequency of Operation
See Section 3 for more information on $I_{D D T}$ or $\Delta I_{D D}$.

Thirdly, a FACT device will dissipate power dynamically by charging and discharging any load capacitance. This can be calculated by using the following formula:
Eq. $3 P D_{\text {OUT }}=\left(C_{L} \cdot V_{S} \cdot f\right) \cdot V_{D D}$
$\mathrm{PD}_{\text {OUT }}=$ Output Power Dissipation
$\mathrm{C}_{\mathrm{L}}=$ Load Capacitance
$V_{S}=$ Output Voltage Swing
$\mathrm{f} \quad=$ Output Operating Frequency
$V_{D D}=$ Power Supply Voltage
In many cases the output frequency is the same as the internal operation frequency. Also $V_{S}$ is similar to $V_{D D}$ and can be replaced by $V_{D D}{ }^{2}$. In the case of internal and output frequencies being identical Eq. 2 A and Eq. 3 may be combined as follows:
Eq. $4 P D=\left(C_{L}+C_{P D}\right) \cdot V_{D D}{ }^{2} \cdot f$
The total FACT device power dissipation is the sum of the quiescent power and all of the dynamic power dissipation. This is best described as:

$$
\begin{aligned}
& \text { Eq. } 5 \quad P D_{\text {TOTAL }}=P D_{Q}+P D_{\text {DYNAMIC }} \text { or } \\
& P D_{\text {TOTAL }}=P D_{Q}+P D_{\text {INT }}+P D_{\text {OUT }}
\end{aligned}
$$

The following is an exercise in calculating total dynamic $I_{D D}$ for the FACT Advanced CMOS family. The device used as an example is the ACTQ374. Static $I_{D D}, I_{D D T}$ and $C_{P D}$ numbers can be found in the ACTQ374 data sheet. IDD numbers used will be worst-case commercial guarantees. Room temperature power will be less. These are approximate worst-case calculations.
The following assumptions have been made:

1. I $I_{D D}$ will be calculated per input/output (as per JEDEC $\mathrm{C}_{\mathrm{PD}}$ calculations). The total for the ACTQ374 will be the calculated $\mathrm{I}_{\mathrm{DD}} \times 8$.
2. Worst case conditions and JEDEC would require that the data is being toggled at the clock frequency in order to change the outputs at the maximum rate ( $1 / 2 \mathrm{CP}$ ).
3. The data and clock input signals are derived from TTL level drivers ( 0 V to 3.0 V swing) at $50 \%$ duty cycle.
4. The clock frequency is 16 MHz .
5. $\mathrm{I}_{\mathrm{DD}}$ will be calculated for $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, 100 \mathrm{pF}$ and 150 pF .
6. $V_{D D}=5 \mathrm{~V}$.
7. Total POWER dissipation can be obtained by multiplying total $\mathrm{I}_{\mathrm{DD}}$ by $\mathrm{V}_{\mathrm{DD}}(5.0 \mathrm{~V})$.
8. Quiescent $I_{D D}$ will be neglected in the total $I_{D D}$ calculation because it is 1000 times less than dynamic $I_{D D}$.
9. There is no DC load on the outputs, i.e. outputs are either unterminated or terminated with series or AC shunt termination.

## Circuit Characteristics (continued)

The $I_{D D}$ calculations are as follows:
$I_{D D}$ Total $=$ Input $I_{D D}+$ Internal Switching $I_{D D}+$ Output Switching (AC load) $I_{D D}$
Input $I_{D D}=\left(I_{D D T}\right) \times($ number of TTL inputs $) \times($ Duty Cycle $)$
$=\left(1.5 \times 10^{-3}\right) \times(1) \times(0.50)$
$=0.75 \mathrm{~mA}$ per input being toggled at TTL levels
Internal $\mathrm{I}_{\mathrm{DD}}=\left(\mathrm{V}_{\text {SWING }}\right) \times\left(\mathrm{C}_{\mathrm{PD}}\right) \times(\mathrm{CP}$ freq $)$
$=\quad(5.0) \times\left(42 \times 10^{-12}\right) \times\left(16 \times 10^{+6}\right)$
$=3.36$ per mA per input being toggled by CP

Output $\mathrm{I}_{\mathrm{DD}}=\left(\mathrm{V}_{\mathrm{SWING}} \times\left(\mathrm{C}_{\mathrm{L}}\right) \times(\mathrm{Q}\right.$ freq $)$
a) $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
$=\quad(5.0) \times\left(50 \times 10^{-12}\right) \times\left(8 \times 10^{+6}\right)$
$=\quad 2 \mathrm{~mA}$ per output toggled at $1 / 2 \mathrm{CP}$
b) $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
$=\quad(5.0) \times\left(100 \times 10^{-12}\right) \times\left(8 \times 10^{+6}\right)$
$=\quad 4 \mathrm{~mA}$ per output toggled at $1 / 2 \mathrm{CP}$
c) $C_{L}=150 \mathrm{pF}$
$=\quad(5.0) \times\left(150 \times 10^{-12}\right) \times\left(8 \times 10^{+6}\right)$
$=8 \mathrm{~mA}$ per output toggled at $1 / 2 \mathrm{CP}$
Adding Input, Internal and Output $I_{D D}$ together and multiplying by 8 I/O per ACTQ374, the approximate worst-case $I_{D D}$ calculations are as follows:
$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \quad \mathrm{I}_{\mathrm{DD}}$ total $=48.9 \mathrm{~mA}$ or $244.5 \mathrm{~mW}^{*}$ at CP

$$
=16 \mathrm{MHz}
$$

$C_{L}=100 \mathrm{pF} \quad \mathrm{I}_{\mathrm{DD}}$ total $=64.9 \mathrm{~mA}$ or $324.5 \mathrm{~mW}^{*}$ at CP $=16 \mathrm{MHz}$
$C_{L}=150 \mathrm{pF} \quad \mathrm{I}_{\mathrm{DD}}$ total $=96.9 \mathrm{~mA}$ or $484.5 \mathrm{~mW}^{*}$ at CP $=16 \mathrm{MHz}$
Note: (*Power is obtained by multiplying $\mathrm{I}_{\mathrm{DD}}$ by $\mathrm{V}_{\mathrm{DD}}$ )


The circuit shown in Figure 14 was used to compare the power consumption of FACT versus FAST devices.
Two identical circuits were built on the same board and driven from the same input. In the circuit, the input signal was driven into four D-type flip-flops which act as divide-by2 frequency dividers. The outputs from the flip-flops were
connected to the inputs of a '138 decoder. This generated eight non-overlapping clock pulses on the outputs of the ' 138 , which were then connected to an '04 inverter. The input frequency was then varied and the power consumption was measured. Figure 15 illustrates the results of these measurements.

Circuit Characteristics (continued)


FIGURE 15. FACT vs ${ }_{\mathrm{MHz}}^{\mathrm{FAS}}$ C Circuit Power
The FACT circuit dissipates much less power than the FAST version. It is interesting to note that when the frequency went to zero, the FACT circuit's power consumption also went to zero; the FAST circuit continued to dissipate 200 mW .

## SPECIFICATION DERIVATION

At first glance, the specifications for FACT logic might appear to be widely spread, possibly indicating wide design margins are required. However, several effects are reflected in each specification.
Figure 16 through Figure 18 illustrate how the data from the characterization of actual devices is transformed into the specifications that appear on the data sheet. This data is taken from the 'XX244.
Figure 16 shows the data taken (from one part) on a typical, single path, $\mathrm{t}_{\mathrm{PHL}}$, over temperature at 5.0 V ; there is negligible variation in the value of $t_{\text {PHL }}$. The next set of graphs, Figure 17 through Figure 18, depict data taken on the same device; these sets of curves represents the data on all paths. The data on this plot indicates only a small variation for $\mathrm{t}_{\mathrm{PHL}}$.
The graphs in Figure 16 through Figure 18 include data at 5.0 V ; Figure 19 shows the variation of delay times over the standard $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ voltage range. Note there is only a $\pm 6 \%$ variation in delay time due to voltage effects.
Now refer to Figure 20 which illustrates the process effects on delay time. This graph indicates that the process effects contribute to the spread in specifications more than any other factor in that the effects of the theoretical process spread can increase or decrease specification times by $30 \%$. Because this $30 \%$ spread represents considerably more than $\pm 3$ standard deviations, this guarantees an
increase in the manufacturability and the quality level of FACT product. To further ensure parts within specification will pass on testers at the limits of calibration, tester guardbands are incorporated.
With voltage and process effects added Figure 21 and Figure 22 the full range of the specification can be seen. For reference, the data sheet values are shown on the graph.
This linear behavior with temperature and voltage is typical of CMOS. Although the graphs are drawn for a specific device, other part types have very similar graphical representations. Therefore, for performance-critical applications, where not all variables need to be taken into account at once, the user can narrow the specifications. For example, all parts in a critically timed subcircuit are together on a board, so it may be assumed the devices are at the same supply and temperature.


FIGURE 16. $\mathrm{t}_{\text {PHL }}$ Single Path


FIGURE 17. $\mathrm{t}_{\mathrm{PHL}}$, AC244, All Paths


FIGURE 18. $\mathrm{t}_{\text {PHL }}$, ACQ244, All Paths

## Circuit Characteristics (continued)



FIGURE 19. Voltage Effects on Delay Times


FIGURE 21. $\mathrm{t}_{\text {PHL }}$, AC244, with Voltage and Process Variation

The same reasoning can be applied to setup and hold times. Consider the AC74. The setup time is 3.0 ns while the hold time is 0.5 ns . Theoretically, if these numbers were violated, the device would malfunction; however, in actuality, the device probably will not malfunction. Looking at the typical setup and hold times gives a better understanding of the device operation.
At $25^{\circ} \mathrm{C}$ and 5.0 V , the setup time is 1.0 ns while the hold time is -1.5 ns . They are virtually the same; a positive setup time means the control signal to be valid before the clock edge, a positive hold time indicates the control signal will be held valid after the clock edge for the specified time, and a negative hold time means the control signal can transition before the clock edge. FACT devices were designed to be as immune to metastability as possible. This is reflected in the typical specifications. The true "critical" time where the input is actually sampled is extremely short: less than 50 ps .
By applying the same reasoning as we did to the propaga tion delays to the setup and hold times, it becomes obvious that the spread from setup to hold time ( 2.5 ns worst-case) really covers devices across the entire process/tempera ture/voltage spread. The real difference between the setup and hold times for any single device, at a specified temperature and voltage, is negligible.


FIGURE 20. FACT Process Effects on Delay Times


FIGURE 22. t $_{\text {PHL }}$, ACQ244, with Voltage and Process Variation

## CAPACITIVE LOADING EFFECTS

In addition to temperature and power supply effects, capacitive loading effects for loads greater than 50 pF should be taken into account for propagation delays of FACT devices. Maximum delay numbers may be determined from the table below. Propagation delay are measured to the $50 \%$ point of the output waveform.

| Parameter |  | Voltage (V) |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 3.0 | 4.5 | 5.5 |  |
| tpLH | FACT AC | 31 | 22 | 19 |  |
|  | FACT QS | 34 | 19 | 19 | ps/pF |
| $\mathrm{t}_{\text {PHL }}$ | FACT AC | 18 | 13 | 13 |  |
|  | FACT QS | 32 | 22 | 20 | ps/pF |

Figure 23, Figure 24 and Figure 25, Figure 26 describe propagation delays on FACT devices as affected by variations in power supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) and lumped load capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)$. Figure 27 and Figure 28 show the effects of lumped load capacitance on rise and fall times for FACT devices.


## Circuit Characteristics (continued)



FIGURE 26. Propagation Delay vs $\mathrm{C}_{\mathrm{L}}$ (ACTQ244)

## LATCH-UP

A major problem with CMOS has been its sensitivity to latch-up, usually attributed to high parasitic gains and high input impedance. FACT logic is guaranteed not to latch-up with dynamic currents of 100 mA ( 300 mA for FACT QS) forced into or out of the inputs or the outputs under worst case conditions ( $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ and $\left.\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}_{\mathrm{DC}}\right)$. At room temperature the parts can typically withstand dynamic currents of close to 1A. For most designs, latch-up will not be a problem, but the designer should be aware of its causes and how to prevent it.
FACT devices have been specifically designed to reduce the possibility of latch-up occurring; Fairchild Semiconductor accomplished this by lowering the gain of the parasitic transistors, reducing substrate and $p$-well resistivity to increase external drive current required to cause a parasitic to turn ON, and careful design and layout to minimize the substrate-injected current coupling to other circuit areas.


## ELECTROSTATIC DISCHARGE (ESD) SENSITIVITY

FACT circuits show excellent resistance to ESD-type damage. These logic devices are classified as category " B " of MIL-STD-883, test method 3015, and withstand in excess of 4000V typically. FACT logic is guaranteed to have 2000V ESD immunity on all inputs and outputs. Some FACT QS is guaranteed to have 4000V ESD immunity. FACT parts do not require any special handling procedures. However, normal handling precautions should be observed as in the case of any semiconductor device.
Figure 30 shows the ESD test circuit used in the sensitivity analysis for this specification. Figure 31 is the pulse waveform required to perform the sensitivity test.

Circuit Characteristics (continued)


FIGURE 29. FACT EPI Process Cross Section with Latch-up Circuit Model

The test procedure is as follows; five pulses, each of at least 2000 V , are applied to every combination of pins with a five second cool-down period between each pulse. The polarity is then reversed and the same procedure, pulse and pin combination used for an additional five discharges. Continue until all pins have been tested. If none of the devices from the sample population fails the DC and AC test characteristics, the device shall be classified as category B of MIL-STD-883. Devices that result in ESD immu-
nity in the 2000V-3999V range are listed as ESD Class 2. Devices that result in ESD immunity in the $4000+\mathrm{V}$ range are listed as ESD Class 3. Several devices on the FACT QS are guaranteed as Class 3 (see individual data sheets). For further specifications, refer to the relevant standard. The voltage is increased and the testing procedure is again performed; this entire process is repeated until all pins fail. This is done to thoroughly evaluate all pins.


FIGURE 30. ESD Test Circuit


FIGURE 31. ESD Pulse Waveform


