ÀÌ ÀÚ·á´Â À±´ö¿ë ±³¼ö´Ô ȨÆäÀÌÁö¿¡¼ °¡Á®¿Â ÀÚ·áÀÔ´Ï´Ù.
| 
							 74LS Series  | 
						
							 74HC Series  | 
						
							 74HCT Series  | 
						Function  | 
					
Quad 2-Input NAND Gates  | 
					|||
  | 
						Quad 2-Input NAND Gates with Open Collector Outputs  | 
					||
Quad 2-Input NOR Gates  | 
					|||
Quad 2-Input NOR Gates with Open Collector Outputs  | 
					|||
Hex Inverters  | 
					|||
  | 
						Hex Inverters with Open Collector Outputs  | 
					||
  | 
						
  | 
						Hex Inverter Buffers/Drivers with Open Collector 30V Outputs  | 
					|
  | 
						
  | 
						Hex Buffers/Drivers with Open Collector 30V Outputs  | 
					|
Quad 2-Input AND Gates  | 
					|||
  | 
						Quad 2-Input AND Gates with Open Collector Outputs  | 
					||
Triple 3-Input NAND Gates  | 
					|||
Triple 3-Input AND Gates  | 
					|||
  | 
						
  | 
						Triple 3-Input NAND Gates with Open Collector Outputs  | 
					|
  | 
						
  | 
						Dual 4-Input NAND Gates with Schmitt Triggers  | 
					|
Hex Schmitt-Trigger Inverters  | 
					|||
  | 
						
  | 
						Triple 3-Input AND Gates with Open Collector Outputs  | 
					|
| 
							 
  | 
						
							 
  | 
						Hex Inverter Buffers/Drivers with Open Collector 15V Outputs  | 
					|
| 
							 
  | 
						
							 
  | 
						Hex Buffers/Drivers with Open Collector 15V Outputs  | 
					|
Dual 4-Input NAND Gates  | 
					|||
Dual 4-Input AND Gates  | 
					|||
  | 
						
  | 
						Dual 4-Input NAND Gates with Open Collector Outputs  | 
					|
  | 
						
  | 
						Quad 2-Input NAND Gates with Open Collector Outputs  | 
					|
Triple 3-Input NOR Gates  | 
					|||
| 
							 
  | 
						
							 
  | 
						Quad 2-Input NOR Buffers  | 
					|
8-Input NAND Gate  | 
					|||
Quad 2-Input OR Gates  | 
					|||
| 
							 
  | 
						
							 
  | 
						Quad 2-Input NOR Buffers with Open Collector Outputs  | 
					|
  | 
						
  | 
						Quad 2-Input NAND Buffers  | 
					|
  | 
						
  | 
						Quad 2-Input NAND Buffers with Open Collector Outputs  | 
					|
  | 
						
  | 
						Dual 4-Input NAND Buffers  | 
					|
BCD-to-Decimal Decoder  | 
					|||
  | 
						
  | 
						BCD-to-Seven Segment Decoder/Driver with Open Collector Outputs  | 
					|
  | 
						
  | 
						BCD-to-Seven Segment Decoder/Driver with Internal Pull-Up Outputs  | 
					|
  | 
						
  | 
						BCD-to-Seven Segment Decoder/Driver with Open Collector Outputs  | 
					|
  | 
						2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gates  | 
					||
  | 
						
  | 
						4-Wide 2-Input/3-Input AND-OR-INVERT Gates  | 
					|
  | 
						
  | 
						2-Wide 4-Input AND-OR-INVERT Gates  | 
					|
Dual J-K Flip-Flops with Clear  | 
					|||
Dual D-Type Flip-Flops with Preset and Clear  | 
					|||
4-Bit Latches  | 
					|||
  | 
						Dual J-K Flip-Flops with Preset and Clear  | 
					||
  | 
						4-Bit Latches  | 
					||
  | 
						Dual J-K Flip-Flops with Preset, Common Clear, and Common Clock  | 
					||
  | 
						4-Bit Binary Full Adder with Fast Carry  | 
					||
4-Bit Magnitude Comparator  | 
					|||
Quad 2-Input Exclusive-OR Gates  | 
					|||
| 
							 
  | 
						
							 
  | 
						Decade Counter  | 
					|
  | 
						8-Bit Shift Register  | 
					||
  | 
						
  | 
						Divide-by-Twelve Counter  | 
					|
4-Bit Binary Counter  | 
					|||
  | 
						4-Bit Shift Register with Parallel Access  | 
					||
Dual J-K Flip-Flops with Clear  | 
					|||
  | 
						
  | 
						Dual J-K Flip-Flops with Preset, Common Clear, and Common Clock  | 
					|
Dual J-K Flip-Flops with Preset and Clear  | 
					|||
Dual J-K Flip-Flops with Preset and Clear  | 
					|||
  | 
						Dual J-K Flip-Flops with Preset  | 
					||
  | 
						Dual J-K Flip-Flops with Preset, Common Clear, and Common Clock  | 
					||
  | 
						
  | 
						Retriggerable Monostable Multivibrator with Clear  | 
					|
Dual Retriggerable Monostable Multivibrators with Clear  | 
					|||
Quad 3-State Buffers with Low Enables  | 
					|||
Quad 3-State Buffers with High Enables  | 
					|||
  | 
						
  | 
						3-to-8 Line Decoder/Demultiplexer with Address Latches  | 
					|
Quad 2-Input NAND with Schmitt Triggers  | 
					|||
  | 
						13-Input NAND Gates  | 
					||
  | 
						
  | 
						Quad 2-Input Exclusive-OR Gates with Open Collector Outputs  | 
					|
3-to-8 Line Decoder/Demultiplexer with Address Latches  | 
					|||
3-to-8 Line Decoder/Demultiplexer  | 
					|||
Dual 2-to-4 Line Decoder/Demultiplexer  | 
					|||
  | 
						
  | 
						BCD-to-Decimal Decoder/Driver with Open Collector Outputs  | 
					|
10-to-4 Line Priority Encoder  | 
					|||
  | 
						8-to-3 Line Priority Encoder  | 
					||
  | 
						
  | 
						8-to-8 Line Priority Encoder  | 
					|
8-to-1 Line Data Selector/Multiplexer with Strobe  | 
					|||
  | 
						8-to-1 Line Data Selector/Multiplexer  | 
					||
Dual 4-to-1 Line Data Selectors/Multiplexers  | 
					|||
4-to-16 Line Decoder/Demultiplexer  | 
					|||
  | 
						Dual 2-to-4 Line Decoders/Demultiplexers  | 
					||
  | 
						
  | 
						Dual 2-to-4 Line Decoders/Demultiplexers with Open Collector Outputs  | 
					|
Quad 2-to-1 Line Data Selectors/Multiplexers with Noninverted Outputs  | 
					|||
Quad 2-to-1 Line Data Selectors/Multiplexers with Inverted Outputs  | 
					|||
Synchronous Decade Counter with Direct Clear  | 
					|||
Synchronous 4-Bit Binary Counter with Direct Clear  | 
					|||
  | 
						Synchronous Decade Counter with Synchronous Clear  | 
					||
Synchronous 4-Bit Binary Counter with Synchronous Clear  | 
					|||
8-Bit Shift Register with Serial-In/Parallel-Out  | 
					|||
8-Bit Shift Register with Parallel-Load  | 
					|||
8-Bit Shift Register with Parallel-Load  | 
					|||
| 
							 
  | 
						
							 
  | 
						BCD/Decade Synchronous Up/Down Counter  | 
					|
| 
							 
  | 
						
							 
  | 
						Modulo 16 Synchronous Up/Down Counter  | 
					|
  | 
						
  | 
						4-by-4 Register File with Open Collector Outputs  | 
					|
4-Bit D-Type Register with 3-State Outputs  | 
					|||
Hex D-Type Flip-Flops with Clear  | 
					|||
Quad D-Type Flip-Flops with Clear  | 
					|||
  | 
						
  | 
						8-Bit Odd/Even Parity Generator/Checker  | 
					|
| 
							 
  | 
						
							 
  | 
						4-Bit ALU(Arithmetic Logic Unit)  | 
					|
  | 
						
  | 
						Look-Ahead Carry Generator  | 
					|
Synchronous Up/Down Decade Counter with Single Clock Line  | 
					|||
Synchronous Up/Down 4-Bit Binary Counter with Single Clock Line  | 
					|||
  | 
						Synchronous Up/Down Decade Counter with Dual Clock Lines  | 
					||
Synchronous Up/Down 4-Bit Binary Counter with Dual Clock Lines  | 
					|||
4-Bit Bidirectional Universal Shift Register  | 
					|||
  | 
						4-Bit Parallel-Access Shift Register  | 
					||
| 
							 
  | 
						
							 
  | 
						4-Stage Presettable Ripple Counter  | 
					|
| 
							 
  | 
						
							 
  | 
						4-Stage Presettable Ripple Counter  | 
					|
Dual Monostable Multivibrators  | 
					|||
| 
							 
  | 
						
							 
  | 
						16x4 Synchronous FIFO Memory with 3-State Outputs  | 
					|
  | 
						3-to-8 Line Decoder/Demultiplexer with Address Latches  | 
					||
  | 
						3-to-8 Line Decoder/Demultiplexer with High Outputs  | 
					||
Octal Buffers/Line Drivers/Receivers with Inverted 3-State Outputs  | 
					|||
Octal Buffers/Line Drivers/Receivers with Noninverted 3-State Outputs  | 
					|||
Quad Bus Transceivers with Inverted 3-State Outputs  | 
					|||
Quad Bus Transceivers with Noninverted 3-State Outputs  | 
					|||
Octal Buffers/Line Drivers/Receivers with Noninverted 3-State Outputs  | 
					|||
Octal Bus Transceivers with Noninverted 3-State Outputs  | 
					|||
  | 
						
  | 
						BCD-to-Seven Segment Decoder/Driver with Open Collector Outputs  | 
					|
  | 
						
  | 
						BCD-to-Seven Segment Decoder/Driver with Internal Pull-Up Outputs  | 
					|
  | 
						
  | 
						BCD-to-Seven Segment Decoder/Driver with Open Collector Outputs  | 
					|
8-to-1 Line Data Selector/Multiplexer with Strobe and 3-State Outputs  | 
					|||
Dual 4-to-1 Line Data Selector/Multiplexer with 3-State Outputs  | 
					|||
| 
							 
  | 
						
							 
  | 
						Dual 4-Bit Addressable Latch  | 
					|
Quad 2-to-1 Line Data Selector/Multiplexer with Noninverted 3-State Outputs  | 
					|||
Quad 2-to-1 Line Data Selector/Multiplexer with Inverted 3-State Outputs  | 
					|||
8-Bit Addressable Latch  | 
					|||
| 
							 
  | 
						
							 
  | 
						Dual 5-Input NOR Gates  | 
					|
  | 
						
  | 
						Quad 2-Input Exclusive-NOR Gates with Open Collector Outputs  | 
					|
Octal D-Type Edge-Triggered Flip-Flops with Clear  | 
					|||
  | 
						Quad R-S Latches  | 
					||
9-Bit Odd/Even Parity Generator/Checker  | 
					|||
4-Bit Binary Full Adder  | 
					|||
  | 
						Programmable Frequency Divider/Digital Timer  | 
					||
  | 
						
  | 
						4-Bit Binary Counter  | 
					|
  | 
						Programmable Frequency Divider/Digital Timer  | 
					||
Digital Phase-Locked-Loop  | 
					|||
Quad 2-Input Multiplexers with Storage  | 
					|||
4-Bit Universal Shift/Storage Register with 3-State Outputs  | 
					|||
| 
							 
  | 
						
							 
  | 
						
							 8-Bit Shift Register with Sign Extend  | 
					|
  | 
						8-Bit Universal Shift/Storage Register with 3-State Outputs  | 
					||
| 
							 
  | 
						
							 
  | 
						
							 8-to-3 Line Priority Encoder with 3-State Outputs  | 
					|
  | 
						Dual 4-to-1 Line Data Selectors/Multiplexers  | 
					||
  | 
						Dual 4-to-1 Line Data Selectors/Multiplexers with 3-State Outputs  | 
					||
  | 
						8-to-1 Line Data Selector/Multiplexer with 3-State Outputs  | 
					||
  | 
						8-to-1 Line Data Selector/Multiplexer with 3-State Outputs  | 
					||
Hex Bus Drivers with Noninverted 3-State Outputs  | 
					|||
Hex Bus Drivers with Inverted 3-State Outputs  | 
					|||
Hex Bus Drivers with Noninverted 3-State Outputs  | 
					|||
Hex Bus Drivers with Inverted 3-State Outputs  | 
					|||
Octal D-Type Transparent Latches with Noninverted 3-State Outputs  | 
					|||
Octal D-Type Flip-Flops with Noninverted 3-State Outputs  | 
					|||
  | 
						4-Bit D-Type Latches  | 
					||
Octal D-Type Flip-Flops with Enable  | 
					|||
  | 
						Quad 2-Input Exclusive-OR Gates  | 
					||
Dual Decade Counters  | 
					|||
Dual 4-Bit Binary Counters  | 
					|||
Dual Retriggerable Monostable Multivibrators  | 
					|||
  | 
						Quad Tridirectional Bus Transceivers  | 
					||
  | 
						
  | 
						Quad Tridirectional Bus Transceivers  | 
					|
  | 
						Quad Tridirectional Bus Transceivers  | 
					||
  | 
						
  | 
						Quad Bus Transceivers with Individual Direction Controls  | 
					|
  | 
						Dual 4-Bit Decade Counters  | 
					||
| 
							 
  | 
						
							 
  | 
						8-Bit Successive Approximation Register  | 
					|
Octal D-Type Transparent Latches with Inverted 3-State Outputs  | 
					|||
Octal D-Type Flip-Flops with Inverted 3-State Outputs  | 
					|||
Octal Buffers and Line Drivers with Inverted 3-State Outputs  | 
					|||
Octal Buffers and Line Drivers with Noninverted 3-State Outputs  | 
					|||
  | 
						Octal Transparent Latches with Inverted 3-State Outputs  | 
					||
  | 
						Octal D-Type Flip-Flops with Inverted 3-State Outputs  | 
					||
| 
							 
  | 
						
							 
  | 
						Binary Up/Down Counter with 3-State Outputs  | 
					|
Octal Transparent Latches with 3-State Outputs  | 
					|||
Octal D-Type Flip-Flops with 3-State Outputs  | 
					|||
  | 
						
  | 
						8-Bit Serial or Parallel-Input/Serial-Output Shift Register with 3-State Outputs  | 
					|
  | 
						8-Bit Binary Counter/Register with 3-State Outputs  | 
					||
  | 
						8-Bit Register/Binary Counter  | 
					||
| 
							 
  | 
						8-Bit Shift Register with Output Registers  | 
					||
8-Bit Shift Register/Latch with 3-State Outputs  | 
					|||
8-Bit Latch/Shift Register  | 
					|||
Octal Bus Transceivers with Inverted 3-State Outputs  | 
					|||
Octal Bus Transceivers with Noninverted 3-State Outputs  | 
					|||
| 
							 
  | 
						
							 
  | 
						Voltage Controlled Oscillator  | 
					|
Octal Bus Transceivers with Inverted 3-State Outputs  | 
					|||
  | 
						
  | 
						Octal Bus Transceivers with Noninverted Open-Collector Outputs  | 
					|
  | 
						
  | 
						Octal Bus Transceivers with Inverted Open-Collector Outputs  | 
					|
  | 
						Octal Bus Transceivers with Inverted/Noninverted 3-State Outputs  | 
					||
  | 
						
  | 
						Octal Bus Transceivers with Inverted/Noninverted 3-State Outputs  | 
					|
Octal Bus Transceivers with Noninverted 3-State Outputs  | 
					|||
Octal Bus Transceivers/Registers with Multiplexed 3-State Outputs  | 
					|||
Octal Bus Transceivers/Registers with Multiplexed Inverted 3-State Outputs  | 
					|||
  | 
						Octal Bus Transceivers and Registers with 3-State Outputs  | 
					||
Octal Bus Transceivers and Registers with 3-State Outputs  | 
					|||
  | 
						Synchronous Up/Down Decade Counter  | 
					||
  | 
						Synchronous Up/Down 4-Bit Binary Counter  | 
					||
4-by-4 Register File with 3-State Outputs  | 
					|||
  | 
						16-Bit Shift Register  | 
					||
  | 
						16-Bit Shift Register  | 
					||
  | 
						
  | 
						16-Bit Address Comparator  | 
					|
  | 
						
  | 
						16-Bit Address Comparator  | 
					|
  | 
						
  | 
						12-Bit Address Comparator  | 
					|
  | 
						
  | 
						12-Bit Address Comparator  | 
					|
  | 
						8-Bit Magnitude Comparator  | 
					||
  | 
						8-Bit Magnitude Comparator  | 
					||
8-Bit Magnitude Comparator with Only Equal-to Output  | 
					|||
| 
							 
  | 
						
							 
  | 
						8-to-3 Line Priority Encoder  | 
					|
| 
							 
  | 
						
							 
  | 
						Octal Buffer with Noninverted 3-State Outputs(81LS95)  | 
					|
| 
							 
  | 
						
							 
  | 
						Octal Buffer with Inverted 3-State Outputs(81LS96)  | 
					|
| 
							 
  | 
						
							 
  | 
						Octal Buffer with Noninverted 3-State Outputs(81LS97)  | 
					|
| 
							 
  | 
						
							 
  | 
						Octal Buffer with Inverted 3-State Outputs(81LS98)  | 
					|
  | 
						
  | 
						8-to-3 Line Priority Encoder with 3-State Outputs  |