

54AC/74AC568 • 54AC/74AC569

T-45-23-09

4-Bit Bidirectional Counters With 3-State Outputs


Description

The 'AC568 and 'AC569 are fully synchronous, bidirectional counters with 3-state outputs. The 'AC568 is a BCD decade counter; the 'AC569 is a modulo 16 binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry (CC) and Terminal Count (TC) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable (OE) input forces the output buffers into the high-impedance state but does not prevent counting, resetting or parallel loading.

- Synchronous Counting and Loading
- Lookahead Carry Capability for Easy Cascading
- Preset Capability for Programmable Operation
- 3-State Outputs for Bus Organized Systems
- Outputs Source/Sink 24 mA
- Synchronous and Asynchronous Resets

Ordering Code: See Section 6


Logic Symbol



Pin Names


P <sub>0</sub> - P <sub>3</sub>	Parallel Data Inputs	OE	Output Enable Input
CEP	Count Enable Parallel Input	MR	Master Reset Input
CET	Count Enable Trickle Input	SR	Synchronous Reset Input
CP	Clock Pulse Input	O <sub>0</sub> - O <sub>3</sub>	3-State Parallel Data Outputs
PE	Parallel Enable Input	TC	Terminal Count Output
U/D	Up/Down Count Control Input	CC	Clocked Carry Output

Connection Diagrams



Pin Assignment for DIP, Flatpak and SOIC

5




Pin Assignment for LCC and PCC

# AC568 • AC569

NATIONAL SEMICONDUCTOR LOGIC D 6501122 0062594 0

Logic Diagram (AC568)


T-45-23-09



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagram (AC569)

T-45-23-09.



5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


# AC568 • AC569

NATIONAL SEMICONDUCTOR LOGIC 02E D 6501122 0062596 4


## State Diagrams

T-45-23-09

'AC568



'AC569



### Logic Equations:

$$\text{Count Enable} = \overline{\text{CEP}} \cdot \overline{\text{CET}} \cdot \text{PE}$$

$$\text{Up ('AC568): } \overline{\text{TC}} = \text{Q}_0 \cdot \overline{\text{Q}}_1 \cdot \overline{\text{Q}}_2 \cdot \text{Q}_3 \cdot (\text{Up}) \cdot \overline{\text{CET}}$$

$$\text{'AC569): } \overline{\text{TC}} = \text{Q}_0 \cdot \text{Q}_1 \cdot \text{Q}_2 \cdot \text{Q}_3 \cdot (\text{Up}) \cdot \overline{\text{CET}}$$

$$\text{Down (Both): } \overline{\text{TC}} = \overline{\text{Q}}_0 \cdot \overline{\text{Q}}_1 \cdot \overline{\text{Q}}_2 \cdot \overline{\text{Q}}_3 \cdot (\text{Down}) \cdot \overline{\text{CET}}$$

### Functional Description

The 'AC568 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it will increment to 0 (LLLL) in the Up mode; in Down mode it will decrement from 0 to 9. The 'AC569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occur synchronously with the LOW-to-HIGH transition of the Clock Pulse (CP) input signal.

The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs—Master Reset ( $\overline{\text{MR}}$ ), Synchronous Reset ( $\overline{\text{SR}}$ ), Parallel Enable ( $\overline{\text{PE}}$ ), Count Enable Parallel ( $\overline{\text{CEP}}$ ) and Count Enable Trickle ( $\overline{\text{CET}}$ )—plus the Up/Down ( $\text{U}/\overline{\text{D}}$ ) input determine the mode of operation, as shown in the Mode Select Table. A LOW signal on  $\overline{\text{MR}}$  overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on  $\overline{\text{SR}}$  overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on  $\overline{\text{PE}}$  overrides counting and allows information on the Parallel Data ( $\text{P}_n$ ) inputs

to be loaded into the flip-flops on the next rising edge of CP. With  $\overline{\text{MR}}$ ,  $\overline{\text{SR}}$  and  $\overline{\text{PE}}$  HIGH,  $\overline{\text{CEP}}$  and  $\overline{\text{CET}}$  permit counting when both are LOW. Conversely, a HIGH signal on either  $\overline{\text{CEP}}$  or  $\overline{\text{CET}}$  inhibits counting.

The 'AC568 and 'AC569 use edge-triggered flip-flops and changing the  $\overline{\text{SR}}$ ,  $\overline{\text{PE}}$ ,  $\overline{\text{CEP}}$ ,  $\overline{\text{CET}}$  or  $\text{U}/\overline{\text{D}}$  inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count ( $\overline{\text{TC}}$ ) output is normally HIGH and goes LOW providing  $\overline{\text{CET}}$  is LOW, when the counter reaches zero in the Down mode, or reaches maximum (9 for the 'AC568, 15 for the 'AC569) in the Up mode.  $\overline{\text{TC}}$  will then remain LOW until a state change occurs, whether by counting or presetting, or until  $\text{U}/\overline{\text{D}}$  or  $\overline{\text{CET}}$  is changed. To implement synchronous multistage counters, the connections between the  $\overline{\text{TC}}$  output and the  $\overline{\text{CEP}}$  and  $\overline{\text{CET}}$  inputs can provide either slow or fast carry propagation. Figure a shows the connections for simple ripple carry, in which the clock period must be longer than the CP to  $\overline{\text{TC}}$  delay of the first stage, plus the cumulative

$\overline{CET}$  to  $\overline{TC}$  delays of the intermediate stages, plus the  $\overline{CET}$  to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure b are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 10 (AC568) or 16 (AC569) clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to  $\overline{TC}$  delay of the first stage plus the  $\overline{CEP}$  to CP setup time of the last stage. The  $\overline{TC}$

output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry ( $\overline{CC}$ ) output is provided. The  $\overline{CC}$  output is normally HIGH. When  $\overline{SR}$  and  $\overline{PE}$  are HIGH, and  $\overline{CEP}$ ,  $\overline{CET}$  and  $\overline{TC}$  are LOW, the  $\overline{CC}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the  $\overline{CC}$  Truth Table. When the Output Enable ( $\overline{OE}$ ) is LOW, the parallel data outputs  $O_0 - O_3$  are active and follow the flip-flop Q outputs. A HIGH signal on  $\overline{OE}$  forces  $O_0 - O_3$  to the high-Z state but does not prevent counting, loading or resetting.

**Mode Select Table**

Inputs						Operating Mode
$\overline{MR}$	$\overline{SR}$	$\overline{PE}$	$\overline{CEP}$	$\overline{CET}$	$U/\overline{D}$	
L	X	X	X	X	X	Asynchronous Reset
H	L	X	X	X	X	Synchronous Reset
H	H	L	X	X	X	Parallel Load
H	H	H	H	X	X	Hold
H	H	H	X	H	X	Hold
H	H	H	L	L	H	Count Up
H	H	H	L	L	L	Count Down

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial


**$\overline{CC}$  Truth Table**

Inputs						Output
$\overline{SR}$	$\overline{PE}$	$\overline{CEP}$	$\overline{CET}$	$\overline{TC}^*$	CP	$\overline{CC}$
L	X	X	X	X	X	H
X	L	X	X	X	X	H
X	X	H	X	X	X	H
X	X	X	H	X	X	H
X	X	X	X	H	X	H
H	H	L	L	L	L	L


\* =  $\overline{TC}$  is generated internally  
H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

5

**Figure a: Multistage Counter with Ripple Carry**



**Figure b: Multistage Counter with Lookahead Carry**



# AC568 • AC569

NATIONAL SEMICONDUCTOR LOGIC 02E D 6501122 0062598 8

## DC Characteristics (unless otherwise specified)

T-45-23-09

Symbol	Parameter	54AC	74AC	Units	Conditions
I <sub>cc</sub>	Maximum Quiescent Supply Current	160	80	μA	V <sub>IN</sub> = V <sub>CC</sub> or Ground, V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = Worst Case
I <sub>cc</sub>	Maximum Quiescent Supply Current	8.0	8.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or Ground, V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = 25°C

## AC Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74AC			54AC		74AC		Units	Fig. No.
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	3.3 5.0		87 117					MHz	3-3	
t <sub>PLH</sub>	Propagation Delay CP to O <sub>n</sub> (PE HIGH or LOW)	3.3 5.0		10.0 7.5					ns	3-6	
t <sub>PHL</sub>	Propagation Delay CP to O <sub>n</sub> (PE HIGH or LOW)	3.3 5.0		11.0 8.0					ns	3-6	
t <sub>PLH</sub>	Propagation Delay CP to TC	3.3 5.0		16.5 12.0					ns	3-6	
t <sub>PHL</sub>	Propagation Delay CP to TC	3.3 5.0		16.5 12.0					ns	3-6	
t <sub>PLH</sub>	Propagation Delay CET to TC	3.3 5.0		10.5 7.5					ns	3-6	
t <sub>PHL</sub>	Propagation Delay CET to TC	3.3 5.0		10.0 7.0					ns	3-6	
t <sub>PLH</sub>	Propagation Delay U/D to TC ('568)	3.3 5.0		10.5 7.5					ns	3-6	
t <sub>PHL</sub>	Propagation Delay U/D to TC ('568)	3.3 5.0		9.0 6.5					ns	3-6	

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC Characteristics (cont'd)

T-45-23-09

Symbol	Parameter	Vcc* (V)	74AC			54AC		74AC		Units	Fig. No.
			TA = +25°C CL = 50 pF			TA = -55°C to +125°C CL = 50 pF		TA = -40°C to +85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
tPLH	Propagation Delay U/D to TC ('569)	3.3	10.5						ns	3-6	
		5.0	7.5								
tPHL	Propagation Delay U/D to TC ('569)	3.3	9.0						ns	3-6	
		5.0	6.5								
tPLH	Propagation Delay CP to CC	3.3	11.0						ns	3-6	
		5.0	8.0								
tPHL	Propagation Delay CP to CC	3.3	9.5						ns	3-6	
		5.0	7.0								
tPLH	Propagation Delay CEP or CET to CC	3.3	9.5						ns	3-6	
		5.0	7.0								
tPHL	Propagation Delay CEP or CET to CC	3.3	9.5						ns	3-6	
		5.0	7.0								
tPHL	Propagation Delay MR to On	3.3	12.5						ns	3-6	
		5.0	9.0								
tpZH	Output Enable Time OE to On	3.3	7.5						ns	3-7	
		5.0	5.5								
tpZL	Output Enable Time OE to On	3.3	7.5						ns	3-8	
		5.0	5.5								
tPHZ	Output Disable Time OE to On	3.3	9.5						ns	3-7	
		5.0	7.0								
tpZL	Output Disable Time OE to On	3.3	11.0						ns	3-8	
		5.0	8.0								

5

\*Voltage Range 3.3 Is 3.3 V ± 0.3 V  
Voltage Range 5.0 Is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

# AC568 • AC569

NATIONAL SEMICONDUCTOR LOGIC 02E D 6501122 0062600 2

## AC Operating Requirements

T-45-23-09

Symbol	Parameter	Vcc* (V)	74AC	54AC	74AC	Units	Fig. No.
			TA = +25°C CL = 50 pF	TA = -55°C to +125°C CL = 50 pF	TA = -40°C to +85°C CL = 50 pF		
			Typ	Guaranteed Minimum			
ts	Setup Time, HIGH or LOW Pn to CP	3.3 5.0	8.0 6.0			ns	3-9
th	Hold Time, HIGH or LOW Pn to CP	3.3 5.0	0 0			ns	3-9
ts	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	8.0 12.5			ns	3-9
th	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	0 0			ns	3-9
ts	Setup Time, HIGH or LOW PE to CP	3.3 5.0	12.5 9.0			ns	3-9
th	Hold Time, HIGH or LOW PE to CP	3.3 5.0	0 0			ns	3-9
ts	Setup Time, HIGH or LOW U/D to CP ('568)	3.3 5.0	12.5 9.0			ns	3-9
ts	Setup Time, HIGH or LOW U/D to CP ('569)	3.3 5.0	12.5 9.0			ns	3-9
th	Hold Time, HIGH or LOW U/D to CP	3.3 5.0	0 0			ns	3-9
ts	Setup Time, HIGH or LOW SR to CP	3.3 5.0	4.0 3.0			ns	3-9
th	Hold Time, HIGH or LOW SR to CP	3.3 5.0	-1.5 -1.0			ns	3-9

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.



AC Operating Requirements (cont'd)

T-45-23-09

Symbol	Parameter	V <sub>cc</sub> * (V)	74AC	54AC	74AC	Units	Fig. No.
			TA = +25°C CL = 50 pF Typ	TA = -55°C to +125°C CL = 50 pF	TA = -40°C to +85°C CL = 50 pF		
			Guaranteed Minimum				
tw	CP Pulse Width HIGH or LOW	3.3 5.0	4.0 3.0			ns	3-6
tw	MR Pulse Width, LOW	3.3 5.0	4.0 3.0			ns	3-6
trec	MR Recovery Time	3.3 5.0	4.0 3.0			ns	3-9

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

Capacitance

Symbol	Parameter	54/74AC	Units	Conditions
		Typ		
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>cc</sub> = 5.5 V
C <sub>PD</sub>	Power Dissipation Capacitance		pF	V <sub>cc</sub> = 5.5 V