August 1986 Revised March 2000

# **DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop** with Preset, Clear, and Complementary Outputs

#### **General Description**

FAIRCHILD


SEMICONDUCTOR

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is HIGH or LOW without affecting the outputs as long as the setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

### **Ordering Code:**

Order Number	Package Number	Package Description
DM74KS112AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS112AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	y by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



#### **Function Table**

		Inputs		Outputs			
PR	CLR	CLK	J	К	Q	Q	
L	Н	Х	Х	Х	Н	L	
н	L	Х	Х	Х	L	Н	
L	L	Х	Х	Х	H (Note 1)	H (Note 1)	
н	н	$\downarrow$	L	L	Q <sub>0</sub>	$\overline{Q}_0$	
н	н	$\downarrow$	н	L	Н	L	
Н	н	$\downarrow$	L	н	L	н	
н	н	$\downarrow$	н	н	Toggle		
н	н	н	х	х	Q <sub>0</sub>	$\overline{Q}_0$	

H = HIGH Logic Leve L = LOW Logic Level

X = Either LOW or HIGH Logic Level

 $\downarrow$  = Negative Going Edge of Pulse

 $Q_0$  = The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

Note 1: This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (HIGH) level.

### Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	P	arameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input	Voltage			0.8	V
он	HIGH Level Outpu	it Current			-0.4	mA
l <sub>OL</sub>	LOW Level Output	t Current			8	mA
f <sub>CLK</sub>	Clock Frequency (Note 3)		0		30	MHz
f CLK	Clock Frequency (Note 5)		0		25	MHz
tw	Pulse Width	Clock HIGH	20			
	(Note 3)	Preset LOW	25			ns
		Clear LOW	25			
t <sub>W</sub>	Pulse Width	Clock HIGH	25			
	(Note 5)	Preset LOW	30			ns
		Clear LOW	30			
SU	Setup Time (Note 3)(Note 4)		20↓			ns
t <sub>SU</sub>	Setup Time (Note 4)(Note 5)		25↓			ns
<sup>t</sup> H	Hold Time (Note 3)(Note 4)		0↓			ns
<sup>t</sup> H	Hold Time (Note 4)(Note 5)		5↓			ns
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C

Note 3:  $C_L$  = 15 pF,  $R_L$  = 2 k $\Omega$ ,  $T_A$  = 25°C and  $V_{CC}$  = 5V.

Note 4: The symbol  $({\downarrow})$  indicates the falling edge of the clock pulse is used for reference.

Note 5:  $C_L$  = 50 pF,  $R_L$  = 2 kΩ,  $T_A$  = 25°C and  $V_{CC}$  = 5V.

Symbol	Parameter	Conditions		Min	Typ (Note 6)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V	
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.7	3.4		V	
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	v	
		$I_{OL} = 4$ mA, $V_{CC} = Min$		0.25	0.4	Ī	
I	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	J, K			0.1	
	Input Voltage		Clear			0.3	mA
			Preset			0.3	
			Clock			0.4	
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$	J, K			20	
			Clear			60	μA
			Preset			60	μΑ
			Clock			80	
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$	J, K			-0.4	
			Clear			-0.8	mA
			Preset			-0.8	mA
			Clock			-0.8	
los	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 7)		-20		-100	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 8)			4	6	mA

Note 6: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 7: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where V<sub>0</sub> = 2.125V with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.


Note 8: With all outputs OPEN, I<sub>CC</sub> is measured with the Q and Q outputs HIGH in turn. At the time of measurement the clock is grounded.

## **Switching Characteristics**


at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

Symbol		From (Input)	$R_L = 2 k\Omega$				
	Parameter	To (Output)	C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		30		25		MHz
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Preset to Q		20		24	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Preset to Q		20		28	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clear to $\overline{Q}$		20		24	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clear to Q		20		28	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Q or $\overline{Q}$		20		24	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Q or $\overline{Q}$		20		28	ns

#### www.fairchildsemi.com



www.fairchildsemi.com



DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary

www.fairchildsemi.com

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.